

Title (en)
Address buffer.

Title (de)
Adresspuffer.

Title (fr)
Mémoire tampon d'adresse.

Publication
EP 0060108 A2 19820915 (EN)

Application
EP 82301141 A 19820305

Priority
JP 3175081 A 19810305

Abstract (en)

An address buffer circuit for a dynamic memory comprises a flip-flop (FF), connected at one input/output terminal (N₁) with first input circuitry (IN₁) in parallel with third input circuitry (IN₃), and at its other input/output terminal (N₂) with second input circuitry (IN₂) preferably in parallel with fourth input circuitry (IN₄). The second input circuitry receives a reference voltage (REF) and is activated by a timing clock (Ø_{ON}), during a normal operation mode. The first input circuitry is activated by an external address timing clock (Ø_{ON}) and receives an external address (ADD). The third input circuitry receives an internal refresh address (R) and is activated by an internal refresh address timing clock (Ø_{OR}). The address buffer (17) cooperates with a switcher which produces the internal refresh address timing clock (Ø_{OR}) and the external address timing clock (Ø_{ON}) alternatively, by switching a basic timing clock generated by an address drive clock generator. Such a circuit can enable higher operating speeds to be achieved.

IPC 1-7
G11C 11/24

IPC 8 full level
G11C 11/403 (2006.01); **G11C 11/406** (2006.01); **G11C 11/408** (2006.01)

CPC (source: EP US)
G11C 11/406 (2013.01 - EP US); **G11C 11/4082** (2013.01 - EP US)

Designated contracting state (EPC)
DE FR GB NL

DOCDB simple family (publication)
US 4451908 A 19840529; DE 3278924 D1 19880922; EP 0060108 A2 19820915; EP 0060108 A3 19850918; EP 0060108 B1 19880817; IE 54166 B1 19890705; IE 820492 L 19820905; JP H0146955 B2 19891011; JP S57147193 A 19820910

DOCDB simple family (application)
US 35449982 A 19820303; DE 3278924 T 19820305; EP 82301141 A 19820305; IE 49282 A 19820304; JP 3175081 A 19810305