

Title (en)  
ALARM INSTALLATION

Publication  
**EP 0128549 B1 19871014 (DE)**

Application  
**EP 84106565 A 19840608**

Priority  
DE 3321078 A 19830610

Abstract (en)  
[origin: EP0128549A1] 1. An alarm system comprising several signal stages (2, 4, 6, 8) connected up via a blocking stage (25-1 to 25-4) each to a joint evaluation stage (10) which triggers an alarm limited in time in response to the signal of one of said signal stages via at least one alarm stage, said blocking stage limiting the duration of the signal involved and permitting a new signal via a flip-flop (N1, N2), into the set input of which said signal is fed, only after said signal involved has been eliminated, characterized in that the output of said flip-flop (N1, N2) of each blocking stage (fig. 2) is connected up to the input of said evaluation stage, the first input of an AND circuit (D2, R2, T3, T4) and to the reset input of said flip-flop via a timing element (P, C1), in that the inverted signal is fed into the second input of said AND circuit and in that the output of said AND circuit is fed into said reset input of said flip-flop.

IPC 1-7  
**G08B 25/00**; **G08B 19/00**

IPC 8 full level  
**G08B 19/00** (2006.01); **G08B 25/00** (2006.01); **G08B 25/14** (2006.01); **G08B 29/10** (2006.01)

CPC (source: EP)  
**G08B 19/00** (2013.01); **G08B 25/14** (2013.01); **G08B 29/10** (2013.01)

Cited by  
EP0717382A1; EP0738644A1

Designated contracting state (EPC)  
AT CH GB LI NL

DOCDB simple family (publication)  
**EP 0128549 A1 19841219**; **EP 0128549 B1 19871014**; AT E30279 T1 19871015; DE 3321078 A1 19841213; DE 3321078 C2 19860123

DOCDB simple family (application)  
**EP 84106565 A 19840608**; AT 84106565 T 19840608; DE 3321078 A 19830610