

Title (en)

Frame buffer memory controller.

Title (de)

Steuergerät für einen Rasterpufferspeicher.

Title (fr)

Dispositif de commande d'une mémoire tampon de trame.

Publication

**EP 0192139 A2 19860827 (EN)**

Application

**EP 86101598 A 19860207**

Priority

US 70298285 A 19850219

Abstract (en)

A frame buffer memory controller (24) allows rapid image updating while maintaining screen refresh data flow rate. One frame buffer memory controller (24) controls one or more pixel depth columns comprising one or more frame buffer memory chips (22) per pixel. Each frame buffer memory controller (24) listens on a display processor bus (26) for read, write or read-modify-write commands addressed to a pixel, or memory chip, under its control. Such commands, along with the associated addresses and data, are stored in a first-in, first-out (FIFO) buffer (35) for execution during the first free memory cycle.

IPC 1-7

**G09G 1/16**

IPC 8 full level

**G09G 5/395** (2006.01); **G01R 13/20** (2006.01); **G09G 5/00** (2006.01); **G09G 5/36** (2006.01); **G09G 5/39** (2006.01)

CPC (source: EP)

**G09G 5/39** (2013.01)

Cited by

CN109410828A; EP0284905A3; US5731811A; EP0279228A3; EP0618560A1; EP0563855A3; US5539873A

Designated contracting state (EPC)

DE FR GB NL

DOCDB simple family (publication)

**EP 0192139 A2 19860827; EP 0192139 A3 19900425**; CA 1264496 A 19900116; JP S61190387 A 19860825

DOCDB simple family (application)

**EP 86101598 A 19860207**; CA 502050 A 19860218; JP 3494086 A 19860219