

Title (en)

INTERFACE, FOR EXAMPLE FOR A LIQUID CRYSTAL DISPLAY DEVICE

Publication

EP 0244978 B1 19921104 (EN)

Application

EP 87303469 A 19870421

Priority

- JP 9631386 A 19860425
- JP 12644086 A 19860530
- JP 21299686 A 19860910
- JP 22065186 A 19860918

Abstract (en)

[origin: EP0244978A2] An interface for converting separate video signals into a display data signal and a timing signal for operating a thin display panel comprises a timing circuit (101, 102, 103) for taking a timing so as to introduce effective display data into a data treating circuit (105) according to a synchronizing signal (Hsync), a data treating circuit (105) for generating desired data for a thin display panel using the display data, and a timing signal generating circuit (104) for generating timing signals necessary for operating a driver of the thin display panel.

IPC 1-7

G06F 3/147; G09G 3/36

IPC 8 full level

G09G 3/20 (2006.01); **G09G 3/36** (2006.01)

CPC (source: EP)

G09G 3/2096 (2013.01); **G09G 3/3607** (2013.01); **G09G 3/3611** (2013.01); **G09G 3/3692** (2013.01); **G09G 2310/0297** (2013.01);
G09G 2340/0471 (2013.01); **G09G 2340/0478** (2013.01)

Citation (examination)

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS vol. CE-28, no. 3, August 1982, pages 196-200, New York, US; T. FUJII et al.: "Dot Matrix LCD-module for graphic display (64 x 320 dots)"

Cited by

US5491496A; US5218274A; FR2755786A1; US5856816A; EP0432798A3; US5164970A; US5270696A; CN107507584A; GB2364844A;
GB2364844B; US5227790A; EP0497378A3; EP0930604A1; FR2773631A1; EP0359234A3; US5508714A; US10643559B2; WO2019037168A1;
EP0406900A3; US5274366A; US5293485A; EP3358561A1; CN108461061A; US10593248B2

Designated contracting state (EPC)

DE FR GB IT SE

DOCDB simple family (publication)

EP 0244978 A2 19871111; EP 0244978 A3 19890104; EP 0244978 B1 19921104; DE 3782450 D1 19921210; DE 3782450 T2 19930318

DOCDB simple family (application)

EP 87303469 A 19870421; DE 3782450 T 19870421