Title (en)

METHODS AND APPARATUS FOR GIVING ACCESS TO INSTRUCTIONS IN COMPUTER SYSTEMS

Publication

**EP 0270310 A3 19911127 (EN)**

Application

**EP 87310479 A 19871127**

Priority

US 93619386 A 19861201

Abstract (en)

[origin: EP0270310A2] Methods and apparatus are set forth for optimizing the performance of instruction processors using an instruction cache memory in combination with a sequential transfer main memory. According to the invention, the novel memory system stores preselected instructions in cache memory. The instructions are those that immediately follow a branch operation. The purpose of storing these instructions is to minimize, and if possible, eliminate the delay associated with fetching the same sequence from main memory following a subsequent branch to the same instruction string. The number of instructions that need to be cached (placed in cache memory) is a function of the access time for the first and subsequent fetches from sequential main memory, the speed of the cache memory, and instruction execution time. The invention is particularly well suited for use in computer systems having RISC architectures with fixed instructions lengths.

IPC 1-7

**G06F 9/38**

IPC 8 full level

**G06F 12/08** (2006.01); **G06F 9/38** (2006.01)

CPC (source: EP US)

**G06F 9/3808** (2013.01 - EP US)

Citation (search report)

- [X] US 3490005 A 19700113 - ANDERSON DAVID W, et al
- [X] US 3593306 A 19710713 - TOY WING N
- [X] EP 0118828 A2 19840919 - IBM [US]
- [X] COMPUTER DESIGN, vol. 25, no. 6, March 1986, pages 87-92, Littleton, MA, US; B. WINTERSTEIN: "Cache design boosts SMD disk drive performance"
- [X] AFIPS CONFERENCE PROCEEDINGS, Las Vegas, Nevada, 9th - 12th July 1984, vol. 53, pages 83-91; A. PATEL: "An inside look at the Z80,000 CPU: Zilog's new 32-bit microprocessor"
- [A] IBM TECHNICAL DISCLOSURE BULLETIN, vol. 25, no. 7A, December 1982, pages 3556-3558, New York, US; J.L. OZVOLD: "Improved instruction fetch in a pipeline processor"

Cited by

US5850551A; EP0525666A3; EP0448205A3; EP0742518A3; US6189092B1

Designated contracting state (EPC)

AT BE CH DE ES FR GB GR IT LI LU NL SE

DOCDB simple family (publication)

**EP 0270310 A2 19880608**; **EP 0270310 A3 19911127**; JP S63150731 A 19880623; US 4933837 A 19900612

DOCDB simple family (application)

**EP 87310479 A 19871127**; JP 30439587 A 19871130; US 93619386 A 19861201