EP 0272140 A3 19901114 - THERMAL CVD/PECVD REACTOR AND USE FOR THERMAL CHEMICAL VAPOR DEPOSITION OF SILICON DIOXIDE AND IN-SITU MULTI-STEP PLANARIZED PROCESS
Title (en)
THERMAL CVD/PECVD REACTOR AND USE FOR THERMAL CHEMICAL VAPOR DEPOSITION OF SILICON DIOXIDE AND IN-SITU MULTI-STEP PLANARIZED PROCESS
Publication
Application
Priority
US 94449286 A 19861219
Abstract (en)
[origin: EP0272140A2] A high pressure, high throughput, single wafer, semiconductor processing reactor (10) is disclosed which is capable of thermal CVD, plasma-enhanced CVD, plasma-assisted etchback, plasma self-cleaning, and deposition topography modification by sputtering, either separately or as part of in-situ multiple step processing. The reactor includes cooperating arrays of interdigitated susceptor (16) and wafer fingers (20) which collectively remove the wafer (15) from a robot transfer blade (24) and position the wafer with variable, controlled, close parallel spacing between the wafer and the chamber gas inlet manifold (26) then return the wafer to the blade. A combined RF/gas feed-through device (36) protects against process gas leaks and applies RF energy to the gas inlet manifold without internal breakdown or deposition of the gas. The gas inlet manifold (26) is adapted for providing uniform gas flow over the wafer. Temperature-controlled internal and external manifold surfaces suppress condensation, premature reactions and decomposition and deposition on the external surfaces. The reactor also incorporates a uniform radial pumping gas system which enables uniform reactant gas flow across the wafer and directs purge gas flow downwardly and upwardly toward the periphery of the wafer for sweeping exhaust fases radially away from the wafer to prevent deposition outside the wafer and keep the chamber clean. The reactor provides uniform processing over a wide range of pressure including very high pressures. A low temperature CVD process for forming a highly conformal layer of silicon dioxide is also disclosed. The process uses very high chamber pressure and low temperature, and TEOS and ozone reactants. The low temperature CVD silicon dioxide deposition step is particularly useful for planarizing underlying stepped dielectric layers, either alone on in conjunction with a subsequent isotropic etch. A preferred in-situ multiple-step process for forming a planarized silicon dioxide layer uses (1) high rate silicon dioxide deposition at a low temperature and high pressure followed by (2) the deposition of the conformal silicon dioxide layer also at high pressure and low temperature, followed by (3) a high rate isotropic etch, preferably at low temperature and high pressure in the same reactor used for the two oxide deposition steps. Various combinations of the steps are disclosed for different applications, as is a preferred reactor self-cleaning step.
IPC 1-7
IPC 8 full level
C23C 16/40 (2006.01); C23C 16/42 (2006.01); C23C 16/44 (2006.01); C23C 16/455 (2006.01); C23C 16/46 (2006.01); C23C 16/48 (2006.01); C23C 16/50 (2006.01); C23C 16/509 (2006.01); C23C 16/54 (2006.01); C23F 4/00 (2006.01); C30B 25/14 (2006.01); H01L 21/205 (2006.01); H01L 21/302 (2006.01); H01L 21/3065 (2006.01); H01L 21/31 (2006.01); H01L 21/316 (2006.01); H01L 21/683 (2006.01); C23C 16/04 (2006.01); H01L 21/314 (2006.01)
CPC (source: EP US)
C23C 16/402 (2013.01 - EP US); C23C 16/455 (2013.01 - EP US); C23C 16/45521 (2013.01 - EP US); C23C 16/45565 (2013.01 - EP US); C23C 16/5096 (2013.01 - EP US); C23C 16/54 (2013.01 - EP US); H01J 37/32082 (2013.01 - EP US); H01J 37/3244 (2013.01 - EP US); H01L 21/02164 (2013.01 - EP US); H01L 21/02216 (2013.01 - EP US); H01L 21/02274 (2013.01 - EP US); H01L 21/31604 (2016.02 - US)
Citation (search report)
- [A] EP 0060917 A2 19820929 - PERKIN ELMER CORP [US]
- [A] EP 0152555 A2 19850828 - PLASMA THERM INC [US]
- [A] US 4592306 A 19860603 - GALLEGO JOSE M [GB]
- [A] US 4547247 A 19851015 - WARENBACK DOUGLAS H [US], et al
- [E] EP 0272141 A2 19880622 - APPLIED MATERIALS INC [US]
- [A] GB 2104054 A 19830302 - BRITISH PETROLEUM CO PLC [GB]
- [A] FR 1490476 A 19670804 - TEXAS INSTRUMENTS INC
- [A] GB 1174755 A 19691217 - MATSUSHITA ELECTRONICS CORP [JP]
- [A] US 3330694 A 19670711 - BLACK JAMES R, et al
- [A] EP 0159621 A2 19851030 - GEN ELECTRIC [US]
- [A] EP 0140755 A2 19850508 - FUJITSU LTD [JP]
- [A] US 4576698 A 19860318 - GALLAGHER JAMES P [US], et al
- [A] FR 2465791 A1 19810327 - PHILIPS NV [NL]
- [A] EP 0157052 A1 19851009 - GENUS INC [US]
- [E] EP 0272142 A2 19880622 - APPLIED MATERIALS INC [US]
- [E] EP 0296891 A2 19881228 - APPLIED MATERIALS INC [US]
- [A] WO 8600938 A1 19860213 - HUGHES AIRCRAFT CO [US]
- [A] US 4535228 A 19850813 - MIMURA YOSHIKI [JP], et al
- [A] DE 3416470 A1 19841115 - SEMICONDUCTOR RES FOUND [JP]
- [X] US 3854443 A 19741217 - BAERG W
- [XP] US 4693211 A 19870915 - OGAMI NOBUTOSHI [JP], et al
- [XP] GB 2181460 A 19870423 - EPSILON LTD PARTNERSHIP
- [XP] GB 2181458 A 19870423 - EPSILON LTD PARTNERSHIP
- [XP] EP 0215968 A1 19870401 - LEYBOLD HERAEUS GMBH & CO KG [DE]
- [XP] WO 8707310 A1 19871203 - NOVELLUS SYSTEMS INC [US]
- [A] ELECTROCHEMICAL TECHNOLOGY, Vol. 6, No. 7/8, 8th July 1968, pages 251-256, Princeton, NJ, US; S. KRONGELB: "Environmental effects on chemically vapor-plated silicon dioxide".
- [A] THIN SOLID FILMS, Vol. 97, No. 1, November 1982, pages 53-61, Elsevier Sequoia, Lausanne, CH; U. MACKENS et al.: "Plasma-enhanced chemically vapour-deposited silicon dioxide for metal/oxide/semiconductor structures on InSb".
- [A] JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, Vol. 4, No. 5, second series, September/October 1986, pages 1227-1232, American Vacuum Society, New York, US; K.M. EISELE: "Etching of SiO2 in a narrowly confined plasma of high power density".
- [A] JOURNAL OF THE ELECTROCHEMICAL SOCIETY, Vol. 133, No. 5, May 1986, pages 1002-1008, Manchester, NH, US; G.S. OEHRLEIN et al.: "Investigation of reactive-ion-etching-related fluorocarbon film deposition onto silicon and a new method for surface residue removal".
- [A] CHEMICAL ABSTRACTS, Vol. 101, No. 20, November 1984, page 292, Abstract No. 176070r, Columbus, Ohio, US; & DD-A-209485 (VEB ZENTRUM FUER FORSCHUNG UND TECHNOLOGIE MIKROELEKTRONIK) 09-05-1984
Designated contracting state (EPC)
AT BE CH DE ES FR GB GR IT LI LU NL SE
DOCDB simple family (publication)
EP 0272140 A2 19880622; EP 0272140 A3 19901114; EP 0272140 B1 19940223; AT E101879 T1 19940315; DE 3789142 D1 19940331; DE 3789142 T2 19940526; ES 2049729 T3 19940501; JP 2584960 B2 19970226; JP 2651102 B2 19970910; JP 2716642 B2 19980218; JP 2723845 B2 19980309; JP H0612771 B2 19940216; JP H0613367 A 19940121; JP H0613368 A 19940121; JP H0855843 A 19960227; JP H0870035 A 19960312; JP S63246829 A 19881013; US 5000113 A 19910319; US 5354715 A 19941011; US 5362526 A 19941108; US 6167834 B1 20010102
DOCDB simple family (application)
EP 87311193 A 19871218; AT 87311193 T 19871218; DE 3789142 T 19871218; ES 87311193 T 19871218; JP 20114395 A 19950807; JP 20114495 A 19950807; JP 32118187 A 19871218; JP 3890493 A 19930226; JP 3890593 A 19930226; US 64599991 A 19910123; US 86171992 A 19920401; US 92864292 A 19920813; US 94449286 A 19861219