

Title (en)
Line memory for speed conversion

Title (de)
Zeilenspeicher für Geschwindigkeitsumwandlung

Title (fr)
Mémoire de ligne pour conversion de vitesse

Publication
EP 0345807 B1 19960103 (EN)

Application
EP 89110481 A 19890609

Priority
JP 14197988 A 19880609

Abstract (en)
[origin: EP0345807A2] A line memory for speed conversion, whose data rates of write into and read from a memory cell (1) differ from each other, has a write circuit (2, 3, 4) for writing input data (Din) into the cell (1) at a predetermined rate and resetting the write address of the cell (1) at a predetermined period, a read circuit (5, 6, 7) for reading data (Dout) from cell (1) at a rate different from the write rate and resetting the read address of the cell (1) at the predetermined period, the first shift circuit (8) for shifting reset timing of the write address, and the second shift circuit (9) for shifting reset timing of the read address, the first and second shift circuits enabling respective setting quantities at the same value. This memory can shift both the write address reset timing and the read address reset timing while keeping both in the same condition.

IPC 1-7
G06F 5/06; **G11C 7/00**

IPC 8 full level
G06F 5/06 (2006.01); **G06F 5/12** (2006.01); **G06F 5/16** (2006.01); **G06T 1/60** (2006.01); **G09G 5/00** (2006.01); **G11C 7/00** (2006.01)

CPC (source: EP KR US)
G06F 5/16 (2013.01 - EP US); **G11C 7/00** (2013.01 - EP US); **G11C 29/00** (2013.01 - KR)

Cited by
KR100804286B1; US6748039B1; WO0214992A1

Designated contracting state (EPC)
DE FR GB

DOCDB simple family (publication)
EP 0345807 A2 19891213; **EP 0345807 A3 19910925**; **EP 0345807 B1 19960103**; DE 68925307 D1 19960215; DE 68925307 T2 19960530; JP H01310433 A 19891214; JP H0642196 B2 19940601; KR 910001777 A 19910131; KR 920003754 B1 19920509; US 4945518 A 19900731

DOCDB simple family (application)
EP 89110481 A 19890609; DE 68925307 T 19890609; JP 14197988 A 19880609; KR 890007942 A 19890609; US 36327689 A 19890608