

Title (en)

Circuitry for driving a load.

Title (de)

Schaltungsanordnung zum Betrieb einer Last.

Title (fr)

Circuit alimentant une charge.

Publication

EP 0356818 A2 19900307 (DE)

Application

EP 89115183 A 19890817

Priority

DE 3829388 A 19880830

Abstract (en)

[origin: US4959591A] To ensure synchronous operation of push-pull connected oscillator transistors (T1, T2), receiving rectified power via a rectifier (GL) from a power network (U), in which the circuit includes an elevated voltage maintenance or step-up converter circuit having a choke (L2), a switching transistor (T3) and a diode - capacitor circuit (D5, C2), the switching transistor (T3) is controlled from the same source of control voltage as the push-pull connected oscillator transistors (T1, T2), for example by coupling the base of the switching transistor (T3) to receive control energy from a feedback coil (RK3) of a feedback transformer (RK1, RK2, RK3) also supplying feedback energy to the push-pull oscillator transistors (T1, T2). The switching transistor (T3) can be controlled by a controllable resistor (R2) connected to its base, which may receive a control voltage through a control amplifier (FIG. 3: RV) representative of voltage levels in the circuit. A further transistor (T4) can be connected serially between the rectifier (GL) and the choke (L2) of the step-up converter circuit which improves approximation of sinusoidal wave form and voltage level maintenance of the circuit, the further transistor (T4) being likewise controlled from the same energy source as the switching transistor (T3).

Abstract (de)

Bei einer Schaltungsanordnung zum Betrieb einer Last über eine Drossel (L1) oder einen Transformator mit einem Hochsetzsteller und einem Gegentaktfrequenzgenerator wird die Basis des Schalttransistors (T3) des Hochsetzstellers aus demselben Übertrager wie die Transistoren (T1, T2) des Gegentaktfrequenzgenerators angesteuert. Vorteilhaft besteht der Übertrager aus einem Stromsättigungs-Ringkerntrafo, wobei die Ansteuerwicklung (RK3) für den am Nullpotential angeschlossenen Transistor (T2) des Gegentaktfrequenzgenerators gleichzeitig die Basis des Schalttransistors (T3) des Hochsetzstellers speist. Dadurch wird ein Interferieren von Frequenzen bei der Schaltungsanordnung unterbunden.

IPC 1-7

H02M 1/00; H05B 41/29

IPC 8 full level

H05B 41/28 (2006.01)

CPC (source: EP US)

H05B 41/28 (2013.01 - EP US)

Cited by

EP0714225A1; EP0502512B1

Designated contracting state (EPC)

DE FR GB IT

DOCDB simple family (publication)

EP 0356818 A2 19900307; EP 0356818 A3 19910918; EP 0356818 B1 19950607; DE 3829388 A1 19900301; DE 58909282 D1 19950713;
US 4959591 A 19900925

DOCDB simple family (application)

EP 89115183 A 19890817; DE 3829388 A 19880830; DE 58909282 T 19890817; US 38864289 A 19890802