

Title (en)

Dynamic memory device with improved wiring layer layout.

Title (de)

Dynamische Speicheranordnung mit verbessertem Leitungsnetz.

Title (fr)

Dispositif de mémoire dynamique avec une disposition améliorée de la couche de câblage.

Publication

EP 0369183 B1 19940518 (EN)

Application

EP 89119421 A 19891019

Priority

JP 28925988 A 19881116

Abstract (en)

[origin: EP0369183A2] A signal line (28) runs in parallel with first to fourth bit lines (BL1, BL1, BL2, and BL2) on a memory cell array of a dynamic memory device. The signal line (28) runs between and along the first and third bit lines (BL1 and BL2), turns at a predetermined position, turns again and runs between and along the second and fourth bit lines (BL1 and BL2). The predetermined turning position is a position corresponding to the half of the bit line length. The result is that the stray capacitances between the signal line (28) and these bit lines (BL1, BL1, BL2, and BL2) are equal at about 1/2CF.

IPC 1-7

G11C 11/24; **G11C 11/409**

IPC 8 full level

G11C 11/401 (2006.01); **G11C 11/4097** (2006.01); **H01L 27/02** (2006.01); **H01L 27/10** (2006.01); **H10B 12/00** (2023.01)

CPC (source: EP KR US)

G11C 11/4097 (2013.01 - EP KR US); **H01L 27/0207** (2013.01 - EP KR US); **H10B 12/30** (2023.02 - EP KR US);
H01L 2924/0002 (2013.01 - EP KR US); **Y10S 257/922** (2013.01 - EP KR US)

C-Set (source: EP US)

H01L 2924/0002 + H01L 2924/00

Cited by

EP0496406A3

Designated contracting state (EPC)

DE FR GB

DOCDB simple family (publication)

EP 0369183 A2 19900523; **EP 0369183 A3 19910123**; **EP 0369183 B1 19940518**; DE 68915395 D1 19940623; DE 68915395 T2 19941006;
JP H02134868 A 19900523; JP H07109878 B2 19951122; KR 900008521 A 19900603; KR 930000766 B1 19930201; US 4941031 A 19900710

DOCDB simple family (application)

EP 89119421 A 19891019; DE 68915395 T 19891019; JP 28925988 A 19881116; KR 890016607 A 19891116; US 41660489 A 19891003