

Title (en)  
FABRICATION METHOD OF A SEMICONDUCTOR HAVING A PLANARIZED SURFACE

Publication  
**EP 0388862 A3 19910102 (EN)**

Application  
**EP 90105171 A 19900320**

Priority  
JP 6865689 A 19890320

Abstract (en)  
[origin: EP0388862A2] A semiconductor device having a multi-level interconnection structure comprises one or more active devices (4, 5, 6a, 6b, 7, 8, 22, 23a, 23b), a substrate (1, 21) supporting the active device thereon, a first insulator layer (9, 38) provided so as to cover the substrate including the active devices, a first conductor pattern (13, 25) provided on the first insulator layer, a planarizing layer (16, 30) having a planarized top surface provided on the first insulator layer so as to bury the first conductor pattern underneath, a second insulator layer (31) provided on the planarized top surface of the planarizing layer, a contact hole (33) provided on the second insulator layer so as to expose a desired part of the first conductor pattern, and a second conductor pattern (34) provided on the second insulator layer in correspondence to the contact hole so as to fill the contact hole and so as to make a contact to the exposed part of the first conductor pattern, wherein an isolated region is provided on the substrate in correspondence to a part of the substrate underneath the contact hole such that the isolated region is projected from the first top surface of the substrate in correspondence to the contact hole. The isolated region causes a projection of the top surface of the first insulator layer in correspondence to a part which covers the isolated region such that the planarizing layer provided on the first insulator layer is eliminated from the part of the first insulator having the projecting top surface.

IPC 1-7  
**H01L 21/90**; **H01L 21/3105**

IPC 8 full level  
**H01L 21/3105** (2006.01); **H01L 21/768** (2006.01); **H01L 23/522** (2006.01)

CPC (source: EP KR US)  
**H01L 21/3105** (2013.01 - EP US); **H01L 21/76804** (2013.01 - EP US); **H01L 21/76819** (2013.01 - EP US); **H01L 23/522** (2013.01 - KR); **H01L 23/5226** (2013.01 - EP US); **H01L 2924/0002** (2013.01 - EP US)

C-Set (source: EP US)  
**H01L 2924/0002** + **H01L 2924/00**

Citation (search report)  
• [A] WO 8707979 A1 19871230 - LSI LOGIC CORP [US], et al  
• [A] IEEE 4TH. VLSI MULTILEVEL INTERCONNECT CONFERENCE 16 June 1987, IEEE NEW YORK USA pages 61 - 77; C.H. TING ET.AL.: "PLANARISATION PROCESS USING SPIN-ON GLASS"

Cited by  
DE4102422A1; EP1485949A4; EP0571108A1; US5317192A; EP0534631A1; US5593921A; EP0638934A1; US5344797A; GB2294587A; GB2294587B; FR2671664A1; EP1868240A3; US5847457A; EP0858104A3; EP0555032A1; US5841195A; EP0558260A1; US5384483A; US5437763A; EP0476584A1; US5245205A; US6346473B1; US7455955B2; US6225154B1; US6570221B1

Designated contracting state (EPC)  
DE FR GB

DOCDB simple family (publication)  
**EP 0388862 A2 19900926**; **EP 0388862 A3 19910102**; **EP 0388862 B1 19950712**; KR 900015302 A 19901026; KR 940001889 B1 19940310; US 5068711 A 19911126; US 5155064 A 19921013

DOCDB simple family (application)  
**EP 90105171 A 19900320**; KR 900003740 A 19900320; US 49551490 A 19900319; US 71237891 A 19910610