

Title (en)

Semiconductor package with ground plane.

Title (de)

Halbleiterpackung mit Erdungsfläche.

Title (fr)

Empaquetage pour semi-conducteur avec conducteur de masse.

Publication

**EP 0425775 A1 19910508 (EN)**

Application

**EP 90114931 A 19900803**

Priority

US 42853389 A 19891030

Abstract (en)

A plastic encapsulated semiconductor package (42) in which the connecting lead frame members (10) are deposited over the surface of the device (14) together with a covering ground plane (12) so as to provide enhanced electrical and thermal coupling of the members and the device and so reduce the signal to noise ratio by a factor of greater than three over that available in other similar plastic encapsulated packages while simultaneously improving the transfer of heat out of the package. In particular, a lead frame having a plurality of conductors is attached to a major active surface of a semiconductor chip via a ground plane which, in the preferred embodiment, is a multilayered structure containing an insulated integral, uniform ground plane positioned between the lead frame and the chip and adhesively and insulatively joined to both of them. Wires connect terminals on the major active surface of the semiconductor chip to the ground plane and to selective lead frame conductors. The lead frame, the ground plane structure, the semiconductor chip, and the wires which connect the semiconductor chip terminals to the ground plane and to selected lead frame conductors are encapsulated with a suitable insulating material to form a semiconductor module or package.

IPC 1-7

**H01L 23/495**

IPC 8 full level

**H01L 23/36** (2006.01); **H01L 21/60** (2006.01); **H01L 23/495** (2006.01); **H01L 23/50** (2006.01)

CPC (source: EP US)

**H01L 23/4951** (2013.01 - EP US); **H01L 23/49531** (2013.01 - EP US); **H01L 24/83** (2013.01 - EP US); **H01L 24/45** (2013.01 - EP US);  
**H01L 24/48** (2013.01 - EP US); **H01L 2224/2919** (2013.01 - EP US); **H01L 2224/32245** (2013.01 - EP US); **H01L 2224/45144** (2013.01 - EP US);  
**H01L 2224/48091** (2013.01 - EP US); **H01L 2224/48247** (2013.01 - EP US); **H01L 2224/4826** (2013.01 - EP US);  
**H01L 2224/48465** (2013.01 - EP US); **H01L 2224/73215** (2013.01 - EP US); **H01L 2224/83101** (2013.01 - EP US);  
**H01L 2224/8319** (2013.01 - EP US); **H01L 2224/838** (2013.01 - EP US); **H01L 2224/92147** (2013.01 - EP US);  
**H01L 2924/00011** (2013.01 - EP US); **H01L 2924/00014** (2013.01 - EP US); **H01L 2924/01029** (2013.01 - EP US);  
**H01L 2924/01033** (2013.01 - EP US); **H01L 2924/01079** (2013.01 - EP US); **H01L 2924/01082** (2013.01 - EP US);  
**H01L 2924/0665** (2013.01 - EP US); **H01L 2924/14** (2013.01 - EP US); **H01L 2924/3011** (2013.01 - EP US)

Citation (search report)

- [YD] EP 0198194 A1 19861022 - IBM [US]
- [Y] US 4801999 A 19890131 - HAYWARD JAMES [US], et al
- [A] PATENT ABSTRACTS OF JAPAN vol. 12, no. 420 (E-679) 08 November 1988, & JP-A-63 157428 (OKI ELECTRIC IND CO LTD) 30 June 1988,
- [A] PATENT ABSTRACTS OF JAPAN vol. 13, no. 386 (E-812) 25 August 1989, & JP-A-01 134958 (HITACHI LTD) 26 May 1989,

Cited by

EP0917198A1; EP0560487A3; US5804871A; US5994169A; EP0758487A4; US6798045B2

Designated contracting state (EPC)

DE FR GB

DOCDB simple family (publication)

**US 4965654 A 19901023**; EP 0425775 A1 19910508; JP H03153063 A 19910701; JP H06103729 B2 19941214

DOCDB simple family (application)

**US 42853389 A 19891030**; EP 90114931 A 19900803; JP 27657790 A 19901017