

Title (en)
Synchronizing circuit

Title (de)
Synchronisationsschaltung

Title (fr)
Circuit de synchronisation

Publication
EP 0491090 B1 19970312 (EN)

Application
EP 90203446 A 19901218

Priority
EP 90203446 A 19901218

Abstract (en)
[origin: EP0491090A1] A synchronizing circuit to synchronize a digital input signal (DIN) with a clock signal (CK1) includes a detection circuit (DC) which checks if a present (SA) sample of a clock signal (CK3) being synchronized with the digital input signal, is equal to the previous (SB) sample, both samples being taken at an interval equal to the period (T) of the clock signal synchronized with the output signal. When the samples differ, the detection circuit generates a phase adjustment signal (CLR), which triggers a phase adjustment circuit (PAC) to ensure a return to synchronism by phase shifting the signal (ES) controlling the sampling of the digital input signal. <IMAGE>

IPC 1-7
H04L 7/033

IPC 8 full level
H03L 7/00 (2006.01); **H04L 7/00** (2006.01); **H04L 7/02** (2006.01)

CPC (source: EP KR US)
H03L 7/00 (2013.01 - KR); **H04L 7/0012** (2013.01 - EP US); **H04L 7/02** (2013.01 - EP US)

Designated contracting state (EPC)
AT BE CH DE ES FR GB IT LI NL SE

DOCDB simple family (publication)
EP 0491090 A1 19920624; **EP 0491090 B1 19970312**; AT E150240 T1 19970315; AU 646702 B2 19940303; AU 8826591 A 19920625;
CA 2057831 A1 19920619; CA 2057831 C 19981215; DE 69030192 D1 19970417; DE 69030192 T2 19970724; ES 2100159 T3 19970616;
JP H04341013 A 19921127; KR 0165683 B1 19990320; KR 920013932 A 19920730; US 5272391 A 19931221

DOCDB simple family (application)
EP 90203446 A 19901218; AT 90203446 T 19901218; AU 8826591 A 19911129; CA 2057831 A 19911217; DE 69030192 T 19901218;
ES 90203446 T 19901218; JP 33513791 A 19911218; KR 910023309 A 19911218; US 80993391 A 19911218