

Title (en)  
MICROPROCESSOR SYSTEMS FOR ELECTRONIC POSTAGE ARRANGEMENTS

Publication  
**EP 0513880 A3 19930113 (EN)**

Application  
**EP 92114140 A 19830125**

Priority  
• EP 86116058 A 19830125  
• US 34387782 A 19820129

Abstract (en)  
[origin: EP0085385A2] An electronic postage meter has an accounting unit with redundant nonvolatile random access memories (20, 21) controlled by a microprocessor (10). The redundant random access memories (20, 21) have separate groups of address (22, 24) and data lines (23, 25) to minimize identical errors in data stored therein. Data transfer may occur at different times to and from the memories, with respect to any given byte of data. The system may incorporate redundant microprocessors, and critical parameters may be checked at periodic intervals in the main program of the accounting microprocessor system.  
[origin: EP0085385A2] The system has a microprocessor connected to a number of address lines, data lines, and control lines. A memory unit is connected to the address and data lines and to the control lines to enable storage of data in the memory, and reading of data from, under the control of the microprocessor. The memory unit comprises two RAMs each connected to separate groups of the address lines and separate groups of the data lines. The data may be transferred to and from the two RAMs independently of any common interconnection. In this way the possibility of error conditions that are not detectable is reduced.

IPC 1-7  
**G07B 17/02**

IPC 8 full level  
**G06F 12/16** (2006.01); **G07B 17/00** (2006.01); **G07B 17/04** (2006.01)

CPC (source: EP)  
**G07B 17/00362** (2013.01); **G07B 2017/00411** (2013.01)

Citation (search report)  
• [YD] EP 0019515 A2 19801126 - FRIDEN CORP [US]  
• [Y] DE 3024370 A1 19820128 - SIEMENS AG [DE]  
• [Y] EP 0017406 A2 19801015 - PITNEY BOWES INC [US]  
• [Y] US 3544777 A 19701201 - WINKLER TED  
• [YD] US 4301507 A 19811117 - SODERBERG JOHN H, et al  
• [A] GB 2079223 A 19820120 - RONEO ALCATEL LTD  
• [A] EP 0026734 A1 19810408 - LICENTIA GMBH [DE]  
• [Y] IBM TECHNICAL DISCLOSURE BULLETIN. vol. 10, no. 10, March 1968, NEW YORK US pages 1484 - 1485 HACKL E.A. 'Dynamic allocation of high availability storage'  
• [A] IBM TECHNICAL DISCLOSURE BULLETIN. vol. 20, no. 10, March 1978, NEW YORK US pages 4071 - 4072 CHAMOFF E.A. 'Nonvolatile totals implementation'

Cited by  
US6853990B1; EP0789333A2

Designated contracting state (EPC)  
BE CH DE FR GB LI NL

DOCDB simple family (publication)  
**EP 0085385 A2 19830810; EP 0085385 A3 19841114**; CA 1206619 A 19860624; DE 3382744 D1 19940519; DE 3382744 T2 19940901; DE 3382744 T3 20020905; DE 3382810 D1 19970213; DE 3382810 T2 19970522; DE 3382835 D1 20001130; DE 85385 T1 19851205; EP 0513880 A2 19921119; EP 0513880 A3 19930113; EP 0513880 B1 19970102; EP 0736846 A2 19961009; EP 0736846 A3 19961016; EP 0736846 B1 20001025; JP H0797417 B2 19951018; JP S58144989 A 19830829

DOCDB simple family (application)  
**EP 83100639 A 19830125**; CA 419915 A 19830120; DE 3382744 T 19830125; DE 3382810 T 19830125; DE 3382835 T 19830125; DE 83100639 T 19830125; EP 92114140 A 19830125; EP 96110413 A 19830125; JP 1258583 A 19830128