

Title (en)

Circuit arrangement for voltage limitation

Title (de)

Schaltungsanordnung zur Spannungsbegrenzung

Title (fr)

Circuit limiteur de tension

Publication

EP 0698840 A3 19961016 (DE)

Application

EP 95112175 A 19950802

Priority

DE 4429715 A 19940822

Abstract (en)

[origin: EP0698840A2] The circuit has an ohmic voltage divider (2, 3) connected between an input terminal (1) and a reference terminal (4), across which the voltage (VZ) to be limited is obtained, the voltage divider tap-off voltage (VR) fed to a comparator (B) with a switching threshold determined by a bandgap reference circuit. The circuit output stage (C) has a MOSFET (12) connected across the input terminal and the reference terminal via its drain and source electrodes, with its gate electrode controlled by the output signal from the comparator. Pref., the latter has a bipolar transistor (5) coupled to the input terminal at its base and coupled via a second voltage divider (7, 8) to the reference potential at its emitter, the output voltage obtained from the collector of a second bipolar transistor (9), coupled to the first transistor via a current reflector (6, 10).

IPC 1-7

G05F 3/30

IPC 8 full level

G05F 3/30 (2006.01)

CPC (source: EP)

G05F 3/30 (2013.01)

Citation (search report)

- [A] US 5144223 A 19920901 - GILLINGHAM PETER B [CA]
- [A] EP 0263078 A2 19880406 - SGS MICROELETTRONICA SPA [IT]

Cited by

US6271715B1; WO9944277A1; EP1456926B1

Designated contracting state (EPC)

DE FR GB IT

DOCDB simple family (publication)

EP 0698840 A2 19960228; EP 0698840 A3 19961016; EP 0698840 B1 19981104; DE 4429715 C1 19960502; DE 59504118 D1 19981210

DOCDB simple family (application)

EP 95112175 A 19950802; DE 4429715 A 19940822; DE 59504118 T 19950802