

Title (en)

A reduced complexity EPR4 post-processor for sampled data detection

Title (de)

EPR4 Postprozessor mit reduzierter Komplexität zur Detektion von abgetasteten Daten

Title (fr)

Post-processeur EPR4 à complexité réduite pour la détection de données échantillonnées

Publication

EP 0751519 A3 19980520 (EN)

Application

EP 96303435 A 19960515

Priority

US 49752095 A 19950630

Abstract (en)

[origin: US5689532A] An EPR4 detector comprises a PR4 Viterbi detector and an EPR4 post-processor for improving estimated output sequence at an output of the PR4 Viterbi. The PR4 Viterbi detector produces digital estimates of coded digital information values into the channel in accordance with a path through a PR4 trellis and produces other path information relating to other paths through the PR4 trellis. The EPR4 post-processor has a PR4 path storage circuit for receiving and storing the estimated sequence of coded digital information values which corresponds to a PR4 path through a sequence of states of an EPR4 trellis; an error-event selection circuit for receiving the other path information from the PR4 Viterbi detector for generating non-overlapping error-events from a set of error-events deviating from the PR4 path through the EPR4 trellis stored in the PR4 path storage circuit, and a path correction circuit connected to the PR4 path storage circuit and to the error-event selection circuit for correcting non-overlapping error-events deviating from the PR4 path through the EPR4 trellis, and for putting out a corrected estimated sequence of coded digital information values. An EPR4 detection method is also disclosed.

IPC 1-7

G11B 20/10; **H04L 25/497**

IPC 8 full level

G11B 5/09 (2006.01); **G11B 20/10** (2006.01); **G11B 20/18** (2006.01); **H03M 13/23** (2006.01); **H04L 25/497** (2006.01)

CPC (source: EP KR US)

G11B 20/10009 (2013.01 - EP US); **G11B 20/10074** (2013.01 - EP US); **H04L 25/497** (2013.01 - EP US); **H04L 65/00** (2013.01 - KR)

Citation (search report)

- [DA] R. WOOD: "Turbo-PRML: A Compromise EPRML Detector", IEEE TRANSACTIONS ON MAGNETICS, vol. 29, no. 6, November 1993 (1993-11-01), NEW YORK, pages 4018 - 4020, XP000429520
- [A] R.D. CIDECIYAN, F. DOLIVO, R. HERMANN, W. HIRT AND W. SCHOTT: "A PRML System for Digital Magnetic Recording", IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, vol. 10, no. 1, January 1992 (1992-01-01), NEW YORK, pages 38 - 56, XP000457625
- [A] P.H. SIEGEL AND J.K. WOLF: "Modulation and Coding for Information Storage", IEEE COMMUNICATIONS MAGAZINE, vol. 29, no. 12, December 1992 (1992-12-01), NEW YORK, pages 68 - 86, XP000287983
- [A] T. NISHIYA: "PERD: Partial Error Response Detection", 1995 DIGESTS OF INTERNATIONAL MAGNETICS CONFERENCE, 18 April 1995 (1995-04-18) - 21 April 1995 (1995-04-21), SAN ANTONIO, pages CB-07, XP000581965

Cited by

GB2331833A

Designated contracting state (EPC)

DE FR GB IT NL

DOCDB simple family (publication)

US 5689532 A 19971118; DE 69614198 D1 20010906; DE 69614198 T2 20020418; DE 751519 T1 19970515; EP 0751519 A2 19970102; EP 0751519 A3 19980520; EP 0751519 B1 20010801; JP H0918356 A 19970117; KR 970004524 A 19970129; SG 50730 A1 19980720; US 5521945 A 19960528

DOCDB simple family (application)

US 65535896 A 19960524; DE 69614198 T 19960515; DE 96303435 T 19960515; EP 96303435 A 19960515; JP 13208496 A 19960527; KR 19960017985 A 19960527; SG 1996009804 A 19960515; US 49752095 A 19950630