

Title (en)
ARCHITECTURE FOR EFFICIENT INTERPOLATOR

Title (de)
ARCHITEKTUR FÜR EINEN EFFIZIENTEN INTERPOLATOR

Title (fr)
ARCHITECTURE PERMETTANT D'OBTENIR UN INTERPOLATEUR EFFICACE

Publication
EP 0812439 A1 19971217 (EN)

Application
EP 96902734 A 19960122

Priority
• US 9600747 W 19960122
• US 37845795 A 19950126

Abstract (en)
[origin: WO9623264A1] An efficient architecture for an interpolator (100) disposed to process oversampled data is disclosed herein. The interpolator (100) includes an input divider circuit (104) configured to receive an input data word over an input data line. A register (108) is provided for latching the divided input data word from the divider (104). The divided input data word is added within a summer (112) to a latched divided data word from the register, thereby forming a summed data word. A multiplexer (116) produces an interpolated output by multiplexing the summed data word with an input data word. In a preferred implementation, the register (108) is latched at a first clock rate, and the multiplexer (116) is clocked at twice the first clock rate. The efficient filter architecture allows interpolation to be performed in the absence of multipliers, and in a manner using filter coefficients equivalent to powers of two. This enables the interpolator (100) to be realized inexpensively, and renders the filter particularly suitable for implementation within integrated circuits.

IPC 1-7
G06F 17/17

IPC 8 full level
G06F 17/17 (2006.01)

CPC (source: EP)
G06F 17/17 (2013.01)

Designated contracting state (EPC)
AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

DOCDB simple family (publication)
WO 9623264 A1 19960801; EP 0812439 A1 19971217; EP 0812439 A4 19991208

DOCDB simple family (application)
US 9600747 W 19960122; EP 96902734 A 19960122