

Title (en)  
Circuit arrangement

Title (de)  
Schaltungsanordnung

Title (fr)  
Montage de circuit

Publication  
**EP 0818867 A1 19980114 (EN)**

Application  
**EP 97202002 A 19970701**

Priority  
BE 9600622 A 19960709

Abstract (en)  
The invention relates to a circuit arrangement for supplying a load, comprising input terminals (K1,K2) for connection to poles of a supply voltage source, a branch (V,DD; D,V,DD,D) interconnecting the input terminals and comprising a varistor (V). According to the invention, this branch comprises a series arrangement of the varistor and a BOD. An effective suppression of transients is achieved thereby. <IMAGE>

IPC 1-7  
**H02H 9/04**

IPC 8 full level  
**G05F 1/10** (2006.01); **H02H 9/04** (2006.01); **H02J 1/00** (2006.01); **H02J 1/02** (2006.01); **H02M 7/06** (2006.01); **H05B 41/16** (2006.01)

CPC (source: EP)  
**H02H 9/04** (2013.01)

Citation (search report)  
• [Y] US 4912589 A 19900327 - STOLARCZYK DANIEL W [US]  
• [Y] US 5038245 A 19910806 - GRONSKOG LENNART [US]  
• [A] FR 1566130 A 19690502  
• [A] EP 0164193 A1 19851211 - GEN SEMICONDUCTOR IND INC [US] & US 4563720 A 19860107 - CLARK O MELVILLE [US]

Cited by  
FR3004019A1; US7457093B2; US7492566B2; US7646576B2; US7342433B2; US8670253B2; WO2004006408A1; US7576962B2; US7369387B2; US9461466B2; US9531187B2

Designated contracting state (EPC)  
DE FR GB

DOCDB simple family (publication)  
**EP 0818867 A1 19980114**; BE 1010412 A3 19980707; CN 1173065 A 19980211; JP H114538 A 19990106

DOCDB simple family (application)  
**EP 97202002 A 19970701**; BE 9600622 A 19960709; CN 97114508 A 19970709; JP 17949197 A 19970704