

Title (en)

Analog signal processing circuit for an image sensor

Title (de)

Analoge Signalverarbeitungsschaltung für einen Bildsensor

Title (fr)

Circuit analogique de traitement de signal pour un capteur d'images

Publication

EP 0847189 A2 19980610 (EN)

Application

EP 97309883 A 19971208

Priority

JP 32839696 A 19961209

Abstract (en)

An object of the invention is to enable not only to select an ODD signal and an EVEN signal on the same timing but also to set up a duty ratio of the ODD-signal component to the EVEN signal component to be 50 %. The purposes are attained by use of a constitution wherein on an analogue signal processing circuit for processing the ODD-signal and the EVEN-signal divided from an output image signal produced from a CCD-type sensor to have the same phase which are then digitized by a singular A/D converter, a sample-hold circuit driven by a control signal during a CCD clock pulse period is provided in a correlated dual sampling circuit, which deals with the EVEN-signal, additionally with respect to another correlated dual sampling circuit, which deals with the ODD-signal, to shift a phase of the EVEN signal. <IMAGE>

IPC 1-7

H04N 5/335

IPC 8 full level

H04N 1/028 (2006.01); **H04N 1/19** (2006.01); **H04N 5/335** (2011.01); **H04N 5/341** (2011.01); **H04N 5/357** (2011.01); **H04N 5/363** (2011.01); **H04N 5/372** (2011.01); **H04N 5/374** (2011.01); **H04N 5/378** (2011.01)

CPC (source: EP US)

H04N 25/616 (2023.01 - EP US); **H04N 25/701** (2023.01 - EP US); **H04N 25/71** (2023.01 - EP US); **H04N 25/713** (2023.01 - EP US); **H04N 25/75** (2023.01 - EP US)

Designated contracting state (EPC)

DE FR GB IT NL

DOCDB simple family (publication)

EP 0847189 A2 19980610; **EP 0847189 A3 19990331**; JP H10173859 A 19980626; US 2002006232 A1 20020117; US 6546150 B2 20030408

DOCDB simple family (application)

EP 97309883 A 19971208; JP 32839696 A 19961209; US 98281797 A 19971202