

Title (en)

Power output stage for driving the cells of a plasma panel

Title (de)

Leistungsendstufe zum Antreiben von Zellen einer Plasmaanzeigetafel

Title (fr)

Etage de sortie de puissance pour la commande de cellules d'écran à plasma

Publication

EP 0880124 B1 20060308 (FR)

Application

EP 98410053 A 19980518

Priority

FR 9706498 A 19970522

Abstract (en)

[origin: EP0880124A1] The power output stage (30) includes an input (32) receiving a low voltage input logic signal (IN2) and an output (34) supplying a high voltage control signal (OUT2). An output circuit (36) includes a charge transistor, which receives a high voltage potential(VPP) on a drain and has a source connected to an output (34). The output circuit also has a discharge transistor (40) which receives a reference potential (GND) on a source and has a drain connected to the output (34). A control circuit (42,44,46,52,58) supplies control signals (PCDE,NCDE) to the charge and discharge transistors as a function of the input logic signal. The charge and discharge transistors are of the n-channel VDMOS type. The charge transistor (38) is arranged to form a transistor of composite type P. The control circuit is arranged so that the potential at the grid of the charge transistor falls faster than the potential at the output when the input logic signal controls a discharge of the output .

IPC 8 full level

G09G 3/20 (2006.01); **G09G 3/26** (2006.01); **G09G 3/28** (2006.01); **G09G 3/288** (2006.01)

CPC (source: EP US)

G09G 3/26 (2013.01 - EP US); **G09G 3/296** (2013.01 - EP US)

Designated contracting state (EPC)

DE FR GB IT

DOCDB simple family (publication)

EP 0880124 A1 19981125; EP 0880124 B1 20060308; DE 69833741 D1 20060504; DE 69833741 T2 20061116; FR 2763735 A1 19981127; FR 2763735 B1 19990813; JP 3365310 B2 20030108; JP H11143427 A 19990528; US 6097214 A 20000801

DOCDB simple family (application)

EP 98410053 A 19980518; DE 69833741 T 19980518; FR 9706498 A 19970522; JP 17794098 A 19980522; US 8383198 A 19980522