Title (en)

A method of balancing the load in a process for sorting objects

Title (de)

Eine Methode zum Ausgleichen der Last in einem Prozess zum Sortieren von Gegenständen

Title (fr)

Un procédé d'équilibrage de charge dans un procédé de tri d'objets

Publication

EP 0947962 A3 20000517 (EN)

Application

EP 99105376 A 19990316

Priority

IT TO980233 A 19980317

Abstract (en)

[origin: EP0947962A2] The sorting process comprises performing a first and at least a second consecutive sorting cycle by means of a postal machine and the present invention relates to a method of balancing to be performed before the commencement of the sorting process and comprising the step of performing, in at least one of the sorting cycles, at least one of the following procedures: a) a first procedure of balancing the load of the outputs of the postal machine in the current sorting cycle based on at least one of the following balancing criteria: shifting the delivery addresses from the outputs to which they are assigned to respective logically contiguous outputs associated with the same postman; bisection of delivery address into respective pairs of virtually separate delivery address and allocating them to a respective pair of logically contiguous outputs associated with the same postman; and allocation of further outputs to postmen on the basis of an order of criticality of the outputs already allocated to the postman themselves; and b) a second procedure of balancing the load of the outputs of the postal machine in the current sorting cycle based on at least one of the following balancing criteria: distribution over outputs utilised in the current sorting cycle of delivery addresses allocated to each output at the end of the subsequent sorting cycle; shifting the delivery addresses from the outputs to which they are allocated to respective logically contiguous outputs; exchange of delivery addresses between logically contiguous outputs; and bisection of delivery addresses into respective pairs of virtually separate delivery addresses and allocating them to a respective pair of logically contiguous outputs. <IMAGE>

IPC 1-7

G07B 17/02; B07C 3/02

IPC 8 full level

B07C 3/02 (2006.01); **G07B 17/00** (2006.01)

CPC (source: EP)

B07C 3/02 (2013.01); **G07B 17/00362** (2013.01); **G07B 17/00435** (2013.01); **G07B 17/00467** (2013.01); G07B 2017/00338 (2013.01); G07B 2017/00379 (2013.01); G07B 2017/00443 (2013.01); G07B 2017/00475 (2013.01); G07B 2017/00483 (2013.01); G07B 2017/00491 (2013.01); G07B 2017/00596 (2013.01)

Citation (search report)

- [XA] DE 19647973 C1 19970925 - AEC ELECTROCOM GMBH [DE]
- [XA] DE 19625007 A1 19980102 - SIEMENS AG [DE]
- [XA] US 5353938 A 19941011 - LAGRANGE HERV E [FR], et al
- [XA] EP 0718049 A2 19960626 - HITACHI LTD [JP]
- [A] DE 19709232 A1 19971106 - HITACHI LTD [JP]
- [A] US 5363971 A 19941115 - WEEKS HORACE W [US], et al

Cited by

EP1090692A3; CN110648091A; US6576857B1

Designated contracting state (EPC)

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

DOCDB simple family (publication)

EP 0947962 A2 19991006; **EP 0947962 A3 20000517**; IT TO980233 A1 19990917; NO 991284 D0 19990317; NO 991284 L 19990920

DOCDB simple family (application)

EP 99105376 A 19990316; IT TO980233 A 19980317; NO 991284 A 19990317