Title (en)

Method of providing clock signals to load circuits in an ASIC device

Title (de

Verfahren zur Versorgung von Lastkreisen mit Taktsignalen in einer ASIC-Vorrichtung

Title (fr)

Procédé pour la distribution de signaux d'horloge à des circuits de charge dans un dispositif ASIC

Publication

EP 0953892 A1 19991103 (EN)

Application

EP 98107883 A 19980429

Priority

EP 98107883 A 19980429

Abstract (en)

A method of providing clock signals to load circuits in a ASIC device having a balanced clock tree including a master clock line, for e.g. a clock trunk or H-tree, and branched clock lines feeding the clock signals to load circuits and being balanced with respect to the delays and loads in domains of the ASIC device to which the branched clock lines supply clock signals, is characterized by generating derived clock signals by gating the master clock signal which derived clock signals have a frequency reduced by a factor n > 1 (n=2,...,N) adapted to the need of the load circuits in a particular domain, and routing the master clock signal and/or derived clock signal for a particular domain to the load circuit of said domain. An ASIC device has gating circuits for generating derived clock signals and means for routing the master clock signal and/or derived clock signal for a particular domain to the load circuits of said domain. Furthermore, a method of providing clock signals to load circuits in a ASIC device having a plurality of balanced clock tree systems each including a master clock line, for example a clock trunk or H-tree system, and branched clock lines feeding the clock signals to load circuits and being balanced with respect to the delays and loads in domains of the ASIC device to which the branched clock lines supply clock signals, is also characterized by multiplexing the master clock signal of a clock system or a test clock signal into the clock system by controlling the muliplexing operation by test enable signal and inverted test enable signal whereby the master clock signal of a clock system or a test clock signal or the test clock signal into the clock system, said multiplexer units being controlled by a test enable signal and an inverted test enable signal and whereby the master clock signal or the test clock signal whereby the

IPC 1-7

G06F 1/10; G06F 1/06; G06F 11/24

IPC 8 full leve

G01R 31/30 (2006.01); G06F 1/06 (2006.01); G06F 1/10 (2006.01)

CPC (source: EP US)

G01R 31/30 (2013.01 - EP US); G06F 1/06 (2013.01 - EP US); G06F 1/10 (2013.01 - EP US)

Citation (search report)

- [XA] EP 0825513 A2 19980225 NIPPON ELECTRIC CO [JP]
- [X] US 5329188 A 19940712 SIKKINK MARK R [US], et al
- [X] US 5453993 A 19950926 KITAGUCHI AKIRA [JP], et al
- [XA] KEEZER D C ET AL: "CLOCK DISTRIBUTION STRATEGIES FOR WSI: A CRITICAL SURVEY", PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON WAFER SCALE INTEGRATION, SAN FRANCISCO, JANUARY 29 31, 1991, no. CONF. 3, 29 January 1991 (1991-01-29), LITTLE M J;VIJAY K JAIN, pages 277 283, XP000215208
- [A] LIPMAN J: "GROWING YOUR OWN IC CLOCK TREE", EDN ELECTRICAL DESIGN NEWS, vol. 42, no. 6, 14 March 1997 (1997-03-14), pages 40 - 46, 48, XP000695232

Cited by

US8593183B2: US7973565B2: WO2008148044A3

Designated contracting state (EPC)

DE

DOCDB simple family (publication)

EP 0953892 A1 19991103; US 6313683 B1 20011106

DOCDB simple family (application)

EP 98107883 A 19980429; US 30127899 A 19990428