

Title (en)

READ-WRITE AMPLIFIER FOR A DRAM MEMORY CELL AND DRAM MEMORY

Title (de)

SCHREIB-LESEVERSTÄRKER FÜR EINE DRAM-SPEICHERZELLE SOWIE DRAM-SPEICHER

Title (fr)

AMPLIFICATEUR D'ECRITURE/DE LECTURE POUR UNE CELLULE MEMOIRE DRAM, ET MEMOIRE DRAM

Publication

**EP 1181691 B1 20050824 (DE)**

Application

**EP 01921181 A 20010313**

Priority

- DE 0100940 W 20010313
- DE 10012106 A 20000313

Abstract (en)

[origin: WO0169605A1] A DRAM memory (10) is disclosed, comprising a number of DRAM memory cells (15), which each form one, or several memory cell fields (11). Each memory cell (15) is connected to a bitline (12), or a reference bitline (13). The individual bitlines (12, 13) are connected to a read-write amplifier (30). According to the invention, in order that the read-write amplifier (30) can achieve the desired performance with high speed and reliability of performance, with the lowest possible space requirement, a space-saving read amplifier arrangement is provided, whereby the read-write amplifier (30) comprises a first read-write amplifier element (4) and a second read-write amplifier element (50), separate from the first, with the individual amplifier components (41, 42, 43, 51, 54) distributed on both read-write amplifier elements (40, 50). Several bitline pairs (16) can thus be simultaneously evaluated in a single memory cell field (11) with an individual read-write amplifier.

IPC 1-7

**G11C 7/06**; **G11C 11/4091**

IPC 8 full level

**G11C 7/06** (2006.01); **G11C 11/4091** (2006.01)

CPC (source: EP US)

**G11C 7/065** (2013.01 - EP US); **G11C 11/4091** (2013.01 - EP US)

Designated contracting state (EPC)

DE

DOCDB simple family (publication)

**WO 0169605 A1 20010920**; DE 50107183 D1 20050929; EP 1181691 A1 20020227; EP 1181691 B1 20050824; TW 519646 B 20030201; US 2002087782 A1 20020704; US 6768686 B2 20040727

DOCDB simple family (application)

**DE 0100940 W 20010313**; DE 50107183 T 20010313; EP 01921181 A 20010313; TW 90105685 A 20010313; US 142901 A 20011030