

Title (en)

Circuit and method for hardware-assisted software flushing of data and instruction caches

Title (de)

Schaltung und Verfahren zur Hardware-unterstützten Software-Räumung von Daten- und Befehls cachespeichern

Title (fr)

Circuit et procédé d'invalidation par logiciel d'antémémoires d'instructions et données assistés par matériel

Publication

**EP 1220100 B1 20080813 (EN)**

Application

**EP 01310596 A 20011219**

Priority

US 75137100 A 20001229

Abstract (en)

[origin: EP1220100A2] A cache flush controller, and an associated method, selectably flushes a memory cache of a data processor. The cache flush controller operates at a memory bus level of the data processor and operates to flush a selected line, or lines of the memory cache by writing arbitrary, selected values to the selected line or lines of the memory cache. <IMAGE>

IPC 8 full level

**G06F 12/08** (2006.01)

CPC (source: EP US)

**G06F 12/0891** (2013.01 - EP US)

Cited by

CN113168293A

Designated contracting state (EPC)

DE FR GB IT

DOCDB simple family (publication)

**EP 1220100 A2 20020703; EP 1220100 A3 20031008; EP 1220100 B1 20080813;** CA 2366351 A1 20020629; DE 60135301 D1 20080925; US 2002087799 A1 20020704; US 6691210 B2 20040210

DOCDB simple family (application)

**EP 01310596 A 20011219;** CA 2366351 A 20011221; DE 60135301 T 20011219; US 75137100 A 20001229