

Title (en)  
Clock synchronizing circuit

Title (de)  
Taktsynchronisationsschaltung

Title (fr)  
Circuit de synchronisation d'horloge

Publication  
**EP 1225720 A2 20020724 (EN)**

Application  
**EP 02250344 A 20020118**

Priority  
JP 2001010691 A 20010118

Abstract (en)

A clock synchronizing circuit of the present invention includes a first AID (Analog-to-Digital) converter for converting a first-channel baseband signal, which is subjected to orthogonal detection together with a second-channel baseband signal, to a first digital signal. A second A/D converter converts the second-channel baseband signal to a second digital signal. A controller controls the sampling phase of the second A/D converter on the basis of the first digital signal. A detector detects a shift of the sampling phase of the second digital signal relative to the first channel. An interpolator interpolates the second digital signal in accordance with a coefficient based on the shift of the sampling phase detected by the detector. Even when two channels of baseband circuits are different in electric length, the interpolator automatically, digitally cancels the difference. The circuit therefore prevents a BER (Bit Error Rate) characteristic from being degraded. <IMAGE>

IPC 1-7  
**H04L 7/02**

IPC 8 full level  
**H04L 27/38** (2006.01); **H04L 7/00** (2006.01); **H04L 7/02** (2006.01)

CPC (source: EP US)  
**H04L 7/0029** (2013.01 - EP US)

Cited by  
GB2391731A

Designated contracting state (EPC)  
FR GB

DOCDB simple family (publication)  
**EP 1225720 A2 20020724; EP 1225720 A3 20030423; EP 1225720 B1 20050330**; JP 2002217880 A 20020802; JP 3419397 B2 20030623;  
US 2002106043 A1 20020808; US 6512473 B2 20030128

DOCDB simple family (application)  
**EP 02250344 A 20020118**; JP 2001010691 A 20010118; US 4692102 A 20020117