

Title (en)

Methods and apparatus for verifying the operation of a circuit design

Title (de)

Verfahren und Gerät zur Prüfung der Funtionsfähigkeit eines Schaltungsentwurfs

Title (fr)

Méthode et appareil pour vérifier le fonctionnement de la conception d'un circuit

Publication

EP 1450278 B1 20130424 (EN)

Application

EP 04005293 A 20040123

Priority

- EP 04001480 A 20040123
- US 44217603 P 20030123
- US 37355803 A 20030224

Abstract (en)

[origin: EP1450278A2] A method and apparatus are disclosed for debugging circuit designs having random access memory (RAM) therein. The circuit design is emulated on a hardware logic emulator or software simulator. The RAM can be rewound or reconstructed to a previous state, and then replayed. The RAM can also be reconstructed to a state in which the RAM was maintained at some point during a trace window.

IPC 8 full level

G06F 11/14 (2006.01); **G06F 17/50** (2006.01)

CPC (source: EP)

G06F 30/33 (2020.01); **G06F 30/331** (2020.01)

Citation (examination)

- EP 0964346 A2 19991215 - IKOS SYSTEMS INC [US]
- YANG Z; MIN B; CHOI G: "SI-EMULATION: SYSTEM VERIFICATION USING SIMULATION AND EMULATION", PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2000. ITC 2000, 30 October 2000 (2000-10-30), Baltimore, US, pages 160 - 169, XP001049612
- CLEARY J; GOMES F; UNGER B; XIAO ZHONGE; THUDT R: "Cost of state saving and rollback", PROCEEDINGS OF 8TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, 1994, Edinburgh, UK, pages 94 - 101

Cited by

CN117113907A; US8108198B2; WO2007039387A1; WO2007096372A1

Designated contracting state (EPC)

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

DOCDB simple family (publication)

EP 1450278 A2 20040825; EP 1450278 A3 20060315; EP 1450278 B1 20130424

DOCDB simple family (application)

EP 04005293 A 20040123