

Title (en)
Processor and method of controlling the same

Title (de)
Prozessor und Steuerungsverfahren dafür

Title (fr)
Processeur et son procédé de commande

Publication
EP 1840735 A2 20071003 (EN)

Application
EP 07108697 A 20001215

Priority
• EP 00311245 A 20001215
• JP 35983799 A 19991217
• JP 2000043441 A 20000221
• JP 2000067789 A 20000310

Abstract (en)
A processor includes a history control unit (51) that stores a storage destination of a result obtained by executing a second instruction that is executed prior to a first instruction placed before the second instruction. When it is determined that the address of first data to be processed by the first instruction is included in the address region of second data to be processed by the second instruction, the history control unit (51) overwrites the result obtained by the execution of the first instruction on the second data corresponding to the address. The processor can perform a load operation prior to a store operation while avoiding ambiguous memory reference, and achieves high-speed operations.

IPC 8 full level
G06F 9/312 (2006.01); **G06F 9/38** (2006.01)

CPC (source: EP KR US)
G06F 9/30 (2013.01 - KR); **G06F 9/30076** (2013.01 - EP US); **G06F 9/30087** (2013.01 - EP US); **G06F 9/3832** (2013.01 - EP US);
G06F 9/3834 (2013.01 - EP US); **G06F 9/3842** (2013.01 - EP US); **G06F 9/3861** (2013.01 - EP US)

Designated contracting state (EPC)
DE FR GB

DOCDB simple family (publication)
EP 1109096 A2 20010620; EP 1109096 A3 20040211; EP 1840735 A2 20071003; EP 1840735 A3 20140423; KR 100930332 B1 20091208;
KR 20010082588 A 20010830; US 2001004757 A1 20010621; US 6889315 B2 20050503

DOCDB simple family (application)
EP 00311245 A 20001215; EP 07108697 A 20001215; KR 20000077734 A 20001218; US 73635700 A 20001215