Title (en)

System and method for implementing a memory defect map

Title (de)

System und Verfahren zur Einführung einer Speicherfehlerkarte

Title (fr)

Système et procédé de mise en œuvre d'une carte des défauts de mémoire

Publication

EP 2026355 A2 20090218 (EN)

Application

EP 08014498 A 20080814

Priority

US 83859307 A 20070814

Abstract (en)

In accordance with the present disclosure, a system and method are herein disclosed for managing memory defects in an information handling system. In an information handling system, a first quantity of memory, such as RAM, may contain defective memory elements. A second quantity of memory is physically coupled to the first quantity of memory and is used to store a memory defect map containing information regarding the location of defective memory elements in the first quantity of memory. The memory defect map may then be referenced by the BIOS or the operating system to preclude use of regions of memory containing defective memory elements.

IPC 8 full level (invention and additional information)

G11C 29/44 (2006.01); **G11C 5/00** (2006.01)

CPC (invention and additional information)

G11C 5/04 (2013.01); **G11C 29/808** (2013.01); G11C 2029/0407 (2013.01); G11C 2029/0409 (2013.01); G11C 2029/5606 (2013.01)

Citation (applicant)

- US 2004088614 A1 20040506 - WU TING-CHIN [TW]
- US 6035432 A 20000307 - JEDDELOH JOSEPH [US]

Cited by

US9183081B2; US8904228B2

Designated contracting state (EPC)

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

Designated extension state (EPC)

AL BA MK RS

DOCDB simple family

EP 2026355 A2 20090218; EP 2026355 A3 20090401; EP 2026355 B1 20171227; CN 101369245 A 20090218; CN 101369245 B 20151125; SG 150448 A1 20090330; TW 200912644 A 20090316; TW I475384 B 20150301; US 2009049257 A1 20090219; US 9373362 B2 20160621