

Title (en)
SEMICONDUCTOR PACKAGE

Title (de)
HALBLEITERGEHÄUSE

Title (fr)
CONDITIONNEMENT DE SEMI-CONDUCTEUR

Publication
EP 3240027 A1 20171101 (EN)

Application
EP 16166904 A 20160425

Priority
EP 16166904 A 20160425

Abstract (en)

A semiconductor package (1, 1', 1''), the package (1, 1', 1'') comprising a first substrate (2) comprising at a front cavity side (5') a plurality of cavities (6, 6'), each of the cavities (6, 6') having a bottom wall (7) and side walls (8), and having a conductive path (10) forming an electric contact surface (9) located at the inner side of the bottom wall (7) of the cavity (6, 6'), a plurality of semiconductor elements (16, 17), each of the semiconductor elements (16, 17) comprising a first electric contact surface (9) on a first side (26) and a second electric contact surface (9) on a second side (28) opposite to the first side (26), wherein at least one of the semiconductor elements (16, 17) is placed within a corresponding cavity (6, 6') at the front cavity side (5') of the first substrate (2), wherein the first electric contact (27) of the semiconductor element (16, 17) and the electric contact surface (9) at the inner side of the bottom wall (7) of the corresponding cavity (6, 6') are electrically conductive bonded in a material-locking manner, and a second substrate (3), the second substrate (3) being attached with a connection side (12, 13) to the front cavity side (5') of the first substrate (2) thereby encapsulating the semiconductor elements (16, 17) located within the corresponding cavities (6, 6') at the front cavity side (5') of the first substrate (2).

IPC 8 full level

H01L 25/07 (2006.01)

CPC (source: EP US)

H01L 23/315 (2013.01 - US); **H01L 23/3675** (2013.01 - US); **H01L 23/3735** (2013.01 - US); **H01L 24/32** (2013.01 - US);
H01L 25/071 (2013.01 - EP US); H01L 21/50 (2013.01 - EP US); **H01L 23/10** (2013.01 - EP US); **H01L 23/147** (2013.01 - EP US);
H01L 23/5385 (2013.01 - EP US); H01L 23/5389 (2013.01 - EP US); H01L 2224/32157 (2013.01 - US); **H01L 2224/8384** (2013.01 - EP US);
H01L 2924/1203 (2013.01 - US); H01L 2924/1301 (2013.01 - US); H01L 2924/13033 (2013.01 - US); H01L 2924/13055 (2013.01 - US);
H01L 2924/13091 (2013.01 - US); H01L 2924/14252 (2013.01 - US); H01L 2924/19051 (2013.01 - US); **H01L 2924/19105** (2013.01 - US);
H02P 27/08 (2013.01 - US)

Citation (applicant)

- US 7026223 B2 20060411 - GOODRICH JOEL LEE [US], et al
- US 2007166958 A1 20070719 - WANG SHUN-TA [TW]
- A. HAUFFE; A. KILIAN; M. WINTER; L. SHIV; G. ELGER ET AL.: "Optimized Micro-Via Technology for High Density and High Frequency (>40GHz) Hermetic Through-Wafer Connections in Silicon Substrates", ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE 2005, PROCEEDINGS 55TH, pages 324 - 330

Citation (search report)

- [XAI] US 2015262902 A1 20150917 - SHEN HONG [US], et al
- [A] US 2006198570 A1 20060907 - OGAWA TSUYOSHI [JP], et al
- [A] US 2012146177 A1 20120614 - CHOI JOONYOUNG [KR], et al
- [A] DE 102014114982 A1 20160421 - INFINEON TECHNOLOGIES AG [DE]

Cited by

CN110241403A

Designated contracting state (EPC)

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

Designated extension state (EPC)

BA ME

DOCDB simple family (publication)

EP 3240027 A1 20171101; EP 3240027 B1 20210317; US 10692796 B2 20200623; US 2019164865 A1 20190530;
WO 2017186627 A1 20171102

DOCDB simple family (application)

EP 16166904 A 20160425; EP 2017059627 W 20170424; US 201716092454 A 20170424