

Title (en)  
PULSE SHIFT CIRCUIT AND FREQUENCY SYNTHESIZER

Title (de)  
PULSVERSATZSCHALTUNG UND FREQUENZSYNTHESIZER

Title (fr)  
CIRCUIT DE DÉCALAGE D'IMPULSION ET SYNTHÉTISEUR DE FRÉQUENCE

Publication  
**EP 3410602 B1 20191218 (EN)**

Application  
**EP 17762875 A 20170220**

Priority  
• JP 2016057291 W 20160309  
• JP 2017006059 W 20170220

Abstract (en)  
[origin: EP3410602A1] A problem with conventional distortion pulse shift circuits is that the output timing of a pulse signal cannot be controlled unless a reset signal is used. A pulse shift circuit according to the present invention includes: an integrator to integrate, for every clock, the first signal to be inputted; a quantizer to receive the second signal and to output a pulse signal when an integrated value of the integrator becomes equal to or larger than a signal value of the second signal; a delay circuit to delay the pulse signal; a converter disposed before or after the delay circuit to convert a signal value of the pulse signal into the signal value of the second signal; a subtractor to subtract the signal value of the pulse signal converted by the converter, from the signal value of the first signal to be inputted to the integrator; and an input signal control circuit to receive a third signal, to be disposed before the integrator, and to add a signal value corresponding to the third signal to the first signal to be inputted to the integrator or to block the first signal from being inputted to the integrator for clocks corresponding to the third signal.

IPC 8 full level  
**H03L 7/197** (2006.01); **H03L 7/23** (2006.01); **H03M 3/02** (2006.01)

CPC (source: EP US)  
**H03K 5/01** (2013.01 - EP US); **H03L 7/1976** (2013.01 - EP US); **H03L 7/23** (2013.01 - EP US); **H03K 2005/00013** (2013.01 - EP US); **H03K 2005/00286** (2013.01 - EP US); **H03M 7/3028** (2013.01 - EP US)

Designated contracting state (EPC)  
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DOCDB simple family (publication)  
**EP 3410602 A1 20181205**; **EP 3410602 A4 20190130**; **EP 3410602 B1 20191218**; CN 109075795 A 20181221; CN 109075795 B 20211029; JP 6260753 B1 20180117; JP WO2017154532 A1 20180315; US 10389338 B2 20190820; US 2019052252 A1 20190214; WO 2017154126 A1 20170914; WO 2017154532 A1 20170914

DOCDB simple family (application)  
**EP 17762875 A 20170220**; CN 201780014557 A 20170220; JP 2016057291 W 20160309; JP 2017006059 W 20170220; JP 2017545778 A 20170220; US 201716077396 A 20170220