

Title (en)
METHOD AND A SYSTEM FOR MEASURING THE LATENCY OF A GRAPHICAL DISPLAY OUTPUT

Title (de)
VERFAHREN UND SYSTEM ZUR MESSUNG DER LATENZZEIT EINER GRAFIKANZEIGEAUSGABE

Title (fr)
PROCÉDÉ ET SYSTÈME DE MESURE DE LATENCE D'UNE SORTIE D'AFFICHAGE GRAPHIQUE

Publication
EP 3975159 A1 20220330 (EN)

Application
EP 20197801 A 20200923

Priority
EP 20197801 A 20200923

Abstract (en)
The present invention concerns a method for measuring the latency of a graphical display output, comprising the following steps:- obtaining, by a processor (5), a time value; - generating, by the processor (5), a time stamp based on the time value; - transmitting, by the processor, the time stamp to a graphics processor unit (7), GPU, rendering, by the GPU (7), a display frame including at least one graphical symbol being based on the time stamp; providing the rendered frame including the at least one graphical symbol to at least one display (10a, 10b); - capturing, by at least one camera (12), at least a portion of the display comprising the at least one graphical symbol (18, 20) of the time stamp;-determining from the at least one captured graphical symbol the rendered time stamp; and- comparing the rendered time stamp with a time reference for obtaining the latency of the graphical display output.

IPC 8 full level
G09G 3/00 (2006.01); **G09G 5/36** (2006.01)

CPC (source: EP)
G09G 3/006 (2013.01); **G09G 5/363** (2013.01); **G09G 2320/0693** (2013.01); **G09G 2330/12** (2013.01); **G09G 2360/145** (2013.01); **G09G 2360/16** (2013.01)

Citation (search report)
[X1] JP 2016116107 A 20160623 - HITACHI INT ELECTRIC INC

Designated contracting state (EPC)
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

Designated extension state (EPC)
BA ME

DOCDB simple family (publication)
EP 3975159 A1 20220330

DOCDB simple family (application)
EP 20197801 A 20200923