

Title (en)

COMPUTE-IN-MEMORY (CIM) BIT CELL CIRCUITS EACH DISPOSED IN AN ORIENTATION OF A CIM BIT CELL CIRCUIT LAYOUT INCLUDING A READ WORD LINE (RWL) CIRCUIT IN A CIM BIT CELL ARRAY CIRCUIT

Title (de)

RECHEN-IN-SPEICHER (CIM)-BITZELLENSCHALTUNGEN MIT JEWELLS EINER AUSRICHTUNG EINER CIM-BITZELLENSCHALTUNGSLAYOUT MIT EINER LESEWORTLEITUNG (RWL)-SCHALTUNG IN EINER CIM-BITZELLENANORDNUNG

Title (fr)

CIRCUITS DE CELLULE BINAIRE DE CALCUL EN MÉMOIRE (CIM) PLACÉS CHACUN DANS UNE ORIENTATION D'UN AGENCEMENT DE CIRCUIT DE CELLULE BINAIRE CIM COMPRENNANT UN CIRCUIT DE LIGNE DE MOTS DE LECTURE (RWL) DANS UN CIRCUIT DE RÉSEAU DE CELLULES BINAIRES CIM

Publication

EP 4256611 A1 20231011 (EN)

Application

EP 21801308 A 20210930

Priority

- US 202063120582 P 20201202
- US 202117404378 A 20210817
- US 2021052871 W 20210930

Abstract (en)

[origin: WO2022119627A1] Compute-in-memory (CIM) bit cell array circuits include CIM bit cell circuits for multiply-accumulate operations. The CIM bit cell circuits include a memory bit cell circuit for storing a weight data in true and complement form. The CIM bit cell circuits include a true pass-gate circuit and a complement pass-gate circuit for generating a binary product of the weight data and an activation input on a product node. An RWL circuit couples the product node to a ground voltage for initialization. The CIM bit cell circuits also include a plurality of consecutive gates each coupled to at least one of the memory bit cell circuit, the true pass-gate circuit, the complement pass-gate circuit, and the RWL circuit. Each of the CIM bit cell circuits in the CIM bit cell array circuit is disposed in an orientation of a CIM bit cell circuit layout including the RWL circuit.

IPC 8 full level

H01L 27/02 (2006.01); **G11C 5/02** (2006.01); **G11C 7/10** (2006.01); **G11C 11/4096** (2006.01); **G11C 11/54** (2006.01); **H10B 10/00** (2023.01)

CPC (source: EP)

G11C 5/025 (2013.01); **G11C 7/1006** (2013.01); **G11C 11/54** (2013.01); **H01L 27/0207** (2013.01); **H10B 10/12** (2023.02); **G11C 11/4096** (2013.01)

Designated contracting state (EPC)

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

Designated extension state (EPC)

BA ME

Designated validation state (EPC)

KH MA MD TN

DOCDB simple family (publication)

WO 2022119627 A1 20220609; EP 4256611 A1 20231011; TW 202223887 A 20220616

DOCDB simple family (application)

US 2021052871 W 20210930; EP 21801308 A 20210930; TW 110136371 A 20210930