|(11)||EP 1 126 652 A3|
|(12)||EUROPEAN PATENT APPLICATION|
|(54)||Method and system for transmission and reception of asynchronously multiplexed signals|
|(57) A storage circuit (14) defines a first field for storing first header bits of a first payload signal of a first data unit, a second field, and a third field for storing the first payload signal. The first header bits are equal in number to second header bits of a second payload signal of a second data unit. A division circuit (15, 16) divides the first header bits by a generator polynomial G(x) to produce a first error check code. The same generator polynomial is used to divide the second header bits to produce a second error check code. A remainder of division of hypothetical header bits by the generator polynomial G(x) is summed to the first error check code to produce a sum which is inserted into the second field of the storage circuit. The hypothetical header bits are greater in number than a total number of bits in the first and second fields, so that the first and second data units can be distinguished from each other by different error check results of the first and second data units.