(19)
(11)EP 1 386 398 B1

(12)EUROPEAN PATENT SPECIFICATION

(45)Mention of the grant of the patent:
30.12.2015 Bulletin 2015/53

(21)Application number: 02721425.3

(22)Date of filing:  15.03.2002
(51)International Patent Classification (IPC): 
G11C 5/06(2006.01)
H01L 23/525(2006.01)
H03K 19/173(2006.01)
G11C 29/48(2006.01)
H03K 17/693(2006.01)
(86)International application number:
PCT/US2002/007916
(87)International publication number:
WO 2002/075926 (26.09.2002 Gazette  2002/39)

(54)

ANTIFUSE REROUTE OF DIES

UMLEITUNG VON SIGNALEN AUF IC'S MIT ANTISCHMELZSICHERUNGEN

RACHEMINEMENTS PAR ANTIFUSIBLES SUR LES MICROCIRCUITS


(84)Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

(30)Priority: 15.03.2001 US 809537

(43)Date of publication of application:
04.02.2004 Bulletin 2004/06

(60)Divisional application:
09160308.4 / 2088675
10186003.9 / 2285002

(73)Proprietor: Micron Technology, Inc.
Boise, ID 83716-9632 (US)

(72)Inventor:
  • DUESMAN, Kevin
    Boise, ID 83716 (US)

(74)Representative: Small, Gary James 
Carpmaels & Ransford LLP One Southampton Row
London WC1B 5HA
London WC1B 5HA (GB)


(56)References cited: : 
US-A- 5 219 782
US-A- 5 936 908
US-A- 6 157 207
US-A- 5 926 035
US-A- 5 966 027
  
  • "ENGINEERING CHANGE PAD SHARING WITH FUSIBLE LINKS" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 31, no. 3, 1 August 1988 (1988-08-01), pages 330-334, XP000097563 ISSN: 0018-8689
  
Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).


Description


[0001] The present invention relates generally to integrated circuits, and more particularly to integrated circuits with programmable contacts.

[0002] Known semiconductor chips incorporate packaged dies that contain a plurality of contact pads. The contact pads are electrically coupled to discrete external contact pins that extend from the die packaging for interfacing the semiconductor to external components. While this configuration is acceptable in some applications, it has been recognized by the present inventors that certain applications benefit where a signal path within the chip can be rerouted to different physical locations on the packaging.

[0003] Known techniques for rerouting the physical termination point on a semiconductor chip sometimes require external components such as frames and packages, such as those used for chip stacking. Further, some techniques are expensive to implement, require a number of components, and take considerable time to fabricate, often resulting in additional testing requirements. Depending upon the sophistication of the process deployed, as many as eight additional steps are required to form a complete chip with a rerouted pin. Further, the additional parts required, the additional testing required and the production speed lost due to the added steps all affect the cost of fabricating chips with rerouted contact pins.

[0004] A method of sharing contact pads among I/O (Input/Output) terminals is described in "ENGINEERING CHANGE PAD SHARING WITH FUSIBLE LINKS" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 31, no. 3, 1 August 1988 (1988-08-01), pages 330-334, XP000097563 ISSN:0018-8689.

[0005] The present invention overcomes the disadvantages of previously known rerouting and chip stacking techniques.

[0006] According to the present invention, there is provided a signal routing circuit as claimed in claim 1 and a method of routing a signal as claimed in claim 2.

[0007] The present invention enables semiconductor chips to be provided with an internally programmable routing circuit to assign signal paths to select connection points. This allows a user to utilize the same chip fabricating apparatus and testing devices for a number of chips that have different final configurations. This technique is useful in any number of applications including enabling and disabling select features of a chip, rerouting the contact pins to accommodate various sockets, and relocating select contact pins such as chip enable, or input/output lines for forming chip stacks. In a chip stack, once the chips are tested, they can be programmed such that select signal paths line up in parallel, while other signal paths are routed to unused pin locations. The chips can then be stacked piggyback, or one on top of the other, and the contact pins are electrically coupled together, thus avoiding the need for external frames and pin rerouting schemes. Where there is concern that the programming circuit will introduce signals that may damage circuits or connectors connected to the routing matrix, it is preferable that the programming circuit be capable of isolating the routing matrix circuit from the first and second segments of the first signal path during programming. The first and second states of the routing matrix circuit are programmable between the first segment and each of the plurality of second segments so that the first segment can be isolated from every one of the connectors on the second segment side of the routing matrix. Alternatively, the first segment can be programmed to be routed to one or more of the plurality of second segments to route the first segment between any number of possible physical connection positions. As an alternative to routing one internal signal to any possible combinations of physical external connections, a single physical connection can be routed to any number of internal signal paths.
Under this arrangement, the first segment further comprises a plurality of first segments, each of the plurality of first segments independent from one another, wherein the routing matrix is programmable to selectively couple and decouple any of the plurality of first segments to any of the plurality of second segments.

[0008] The switching matrix coupled to the antifuse sensing circuit can have a first side contact pad, a second side contact pad, and at least one switch disposed between the first side contact pad and the second side contact pad, wherein the switch acts as an open circuit when the antifuse is in a first state, and the switch acts as a closed circuit when the antifuse is in a second state. The first and second states represent blown or programmed, and unblown or unprogramed states of the antifuse.
Further, the contact pads can be implemented merely as connection points to either side of the switching element. Further, the switching matrix may include a plurality of first side contact pads, such that the switch is programmable to selectively couple and decouple the second side contact pad to any of the plurality of first side contact pads.

[0009] Alternatively, the switching matrix may include a plurality of first side contact pads and a plurality of second side contact pads. Under this arrangement, the switch is programmable to selectively couple and decouple any of the plurality of first side contact pads to any of the second side contact pads.

[0010] It will be appreciated that the present invention can be used to reprogram bare dies, or finished packaged chips. Further, the rerouting of contacts can be used to implement stacked die as well as stacked chip arrangements. While described as stacking of two devices, any number of stacked devices can be realized, depending upon the number of unused pins available, and the sophistication of the routing and switching circuitry implemented. Further, the present invention can be utilized to increase capacity of stacked combinations, used to reconfigure a single chip to accommodate a number of different socket configurations, or to change the features or function of a single or multiple devices.

[0011] The following detailed description of the preferred embodiments of the present invention can be best understood when read in conjunction with the following drawings, where like structure is indicated with like reference numerals, and in which:

Fig. 1 illustrates in block diagram fashion, a logic line switchable between two external pin connections on a packaged semiconductor chip;

Fig. 2 is a block diagram of a system for routing one or more logic lines to any of several external pin connections on a packaged semiconductor chip using an array of antifuses;

Fig. 3 is a simplified schematic of a circuit for routing one logic line between two external pin connections on a packaged semiconductor chip;

Fig. 4 is a simplified schematic diagram of a circuit for rerouting a signal path in a semiconductor using an antifuse, wherein the antifuse is in-line with the signal path; and,

Fig, 5 is an illustration of a stacked semiconductor chip where one of the chips has had a logic line reroutable to a different pin location on the semiconductor package.



[0012] The following detailed description references drawings which show by way of illustration, and not by way of limitation, specific embodiments in which the present invention may be practiced. It is to be understood that based upon the functional description herein, other embodiments may be realized, and structural as well as logical changes may be incorporated without departing from the scope of the present invention.

[0013] Referring to the simplified block diagram of Fig.1, the packaged semiconductor 100 includes a plurality of external pin connectors 102,104,106,108. Connector pin 102 is unused and is therefore isolated electrically from the logic circuit 120. An external signal applied to contact pin 102 will be isolated from the logic circuit 120. Connector pin 108 is coupled to the logic circuit 120 via a dedicated circuit path 114. A circuit path 118, couples the logic circuit 120 to a routing matrix 116. Depending upon the state of the routing matrix 116, the logic circuit 120 is coupled to either connector pin 104 via circuit paths 118 and 110, to connector pin 106 via circuit paths 118 and 112, or alternatively, the signal path 118 may terminate, for example at node 122, wherein the signal path 118 is not coupled to any connection pin. Notably, where the signal path 118 is coupled to pin 104, the connector pin 106 is uncoupled from the logic circuit 120, and thus a signal applied to connection pin 106 is isolated from the logic circuit 120. It is to be understood that the logic circuit can be any circuit including memory devices, microprocessors, gates, convertors and the like. Further, any number of pins, including electrically isolated and electrically conductive pins may be used. Further, the electrically conductive pins, including those coupled through the routing matrix, may carry power connections including ground and supply voltages, may include input/output data information, chip selection or enabling information, clock signals, reference signals, address information, or any other type of signal to be applied to a logic circuit.

[0014] The routing matrix is controlled through the use of antifuses. An antifuse is a circuit element useful for providing selective one time programmable permanent electrical connections between circuit nodes. An antifuse can be implemented with a structure similar to that of a capacitor. In its default state, two conductive terminals are separated by a dielectric layer. This provides a high resistance between the antifuse terminals, resulting in an "off" state without programming. The antifuse can be programmed to an "on" state by applying a large programming voltage across the antifuse terminals. Upon the application of a large voltage, the dielectric breaks down forming conductive pathways between the terminals. The conductive pathways effectively lower the antifuse resistance. Once programmed however, the antifuse cannot be programmed back to an off state.

[0015] Referring to Fig. 2, a block diagram is presented illustrating one method for using an antifuse to reroute signals from one connection pin to another. Any number of signal paths 128 couple the logic circuit 120 to the routing matrix 116. The number of circuit paths 128 will depend upon the number of paths desired to be switched, rerouted or terminated. The signal paths 128 feed into a switching matrix 130. The switching matrix 130 assigns each individual signal path 128 to any of the possible connector paths 126. Any one of the signal paths 128 can be routed to one or more of the possible connector paths 126, or alternatively, any one of the signal paths 128 can be isolated from the connector paths 126. To determine the switching pattern, an antifuse array 134 is programmed by selectively blowing one or more antifuses in the array using programming circuit 136. Latch circuit 132 is a sensing circuit that reads the state of the antifuses in the antifuse array 134 and presents a control signal 138 to the switching matrix 130. Depending upon the number of antifuses implemented, the latch circuit 132 may encode the states of the antifuses into a smaller number of control lines. The latch circuit encodes the states of the antifuses in the antifuse array 134, and the switching matrix 130 includes additional decoder logic.

[0016] Referring to Fig. 3, an example of an implementation of a pin programming and routing circuit 200 is illustrated. In this example, a signal 248 is routed to one of two possible connections 272,274. This can be used for example, to program a chip select signal to one of two possible connectors, leaving the unused connector isolated from the logic circuit (not shown). Firstly, it should be appreciated that the flexibility and structure of the typical antifuse results in a broad degree of latitude to the designer to vary the design of the rerouting circuit. Further, any routing scheme can be developed based upon the application to which the chip is to be used, and the requirements of the intended applications for the chip. Accordingly, Fig. 3 is intended to be for illustration and not considered a limitation. Briefly, the rerouting circuit 200 comprises an antifuse array 134 coupled to a latching or sensing circuit 132, and to a programming circuit 136. The output of the sensing circuit 132 is coupled to the switching matrix 130. Specifically, switching action of the switching matrix 130 is controlled by the state of the antifuse array 134. While shown herein with only one antifuse 202, it is to be understood that any number of antifuses 202 may be implemented, depending upon the number of signals to be programably rerouted and other like considerations. Typically, control signal Vcont1 208 is biased such that the gate 210 of transistor 212 is closed, and the program voltage Vprog 214 is isolated from the antifuse 202. Control signal Vcont2 216 is biased such that the gate 218 of transistor 220 is open, and the second plate 206 of antifuse 202 is effectively coupled to ground 222 through transistor 220. The state of control signal Vcont3 224 is biased such that the gate 226 of transistor 228 is closed, effectively isolating the first plate 204 of antifuse 202 from a path to ground 230, through transistor 228.

[0017] The sensing circuit 132 reads the state of antifuse 202 by biasing control signal Vlatch1 238 to open the gate 240 of transistor 242, and further, by biasing control signal Vlatch2 232 to open the gate 234 of transistor 236 effectively coupling the sensing voltage Vsense 246 through transistors 242 and 236 to the antifuse 202. The gate 226 of transistor 228 is off isolating the first plate 204 of antifuse 202 from ground 230 through transistor 228. Likewise, the gate 210 of transistor 212 is closed to isolate the programming voltage Vprog 214 from the antifuse 202. The gate 218 on transistor 220 is open effectively connecting the second plate 206 of antifuse 202 to ground 222 through transistor 220. If the antifuse 202 is unprogramed, or unblown, the dielectric layer between the first and second plates 204,204 isolates the sensing voltage Vsense 246 from seeing ground through the antifuse 202, thus the voltage at node 244 will be the sensing voltage 246. All paths to ground through the antifuse 202 are essentially floated. If the antifuse 202 is programmed or blown, then conductive pathways are developed through the dielectric separating the first plate 204 from the second plate 206, and the sensing voltage 246 finds a path to ground 222 through antifuse 202 and transistor 220. This pulls the voltage at the reference node 244 towards ground. Accordingly, the sensing circuit realizes a voltage approximately equal to sensing voltage Vsense 246 when the antifuse 202 is unblown, and a voltage approximating ground when the antifuse 202 is blown. It should be appreciated that in this simple example, only one signal is to be rerouted. Any more complex sensing and coding schemes may be utilized depending upon the application. For example, where numerous signals are to be potentially rerouted, a plurality of antifuses 202 would be utilized, each separably programmable. Further, the sensing of the antifuse states may be coded or otherwise manipulated using any technique including multiplexing, encoding, and the like.

[0018] To program the antifuse 202, Vcont2 216 is biased to close the gate 218 of transistor 220. The antifuse 202 is now isolated from ground 222 through transistor 220. Likewise, control signal Vlatch2 232 is biased to close the gate 234 of transistor 236, turning off transistor 236 and thus isolating the sensing circuit 132 from the antifuse 202. Next, control signal Vcont1 208 is turned on. Vcont1 208 is biased to open the gate 210 of transistor 212. Accordingly, the programming voltage Vprog 214, is coupled to the second plate 206 of the antifuse 202. The transistor 228 is turned on by biasing the control signal Vprog3 224 to open the gate 226 of transistor 228, thus coupling the first plate 204 of the antifuse 202 to ground 230 through transistor 228. When both the programming voltage Vprog 214 is applied to the second plate 206 of the antifuse 202, and the first plate 204 of antifuse 202 is tied to ground 230, the voltage differential between the first and second plates 204, 206 should be sufficient to break down the dielectric formed between the first and second plates 204, 206 thus forming a reduced resistance circuit path. Turning off transistor 236 isolates the circuit other than the antifuse from the programming voltage Vprog 214. The excessive voltage sometimes required to blow the antifuse 202 may damage other portions of the circuit. Where all other circuit elements would be unaffected by the higher programming voltage Vprog 214, it may be unnecessary to close the gate 234 of transistor 236. Likewise, transistors 212,220 and 228 should be designed so as to be able to withstand the higher voltages and currents associated with programming the antifuse 202. Further, as the antifuse 202 is a one time programmable device, the programming operation need only be performed once, usually some time after fabrication and testing. It should be appreciated that programming can be accomplished when the device is in the form of a bare semiconductor die, or alternatively, it can be programmed in a finished package. Finally, since the antifuse 202, by design is fabricated in an unblown state, programming may not be required.

[0019] The reference node 244 provides a signal that reflects the state of the antifuse 202. The voltage at the reference node is applied directly to the gate 268 of transistor 270. A copy of the reference voltage at node 244 passes through an invertor circuit formed by transistors 254 and 260. When the reference voltage is low, the gate 258 at transistor 260 is closed and the invertor node 256 is isolated from ground 276 through transistor 260. Transistor 254 is always on because the invertor reference voltage 250 is tied to the gate 252 of the transistor 254 thus allowing the invertor node 256 to stay high. When the reference node 244 is high, the gate 258 of the transistor 260 opens effectively coupling inverter node 256 to ground.
Accordingly, the control signal at the gate 262 will generally be opposite that of gate 268, and only one of the transistors 264, 270 will be on at any given time. Signal 248 is accordingly passed to either connection 272 or connection 274. The unused connection is isolated from the circuitry.

[0020] An alternative arrangement for using antifuses to reroute signals is to place the antifuse in the signal path directly. Referring to Fig. 4, a signal 402 is coupled to external pin connector 436 via transistors 404, 412, and antifuse 414. During normal operation, control signal Vcont1 is biased such that the gate 406 of transistor 404 is open, and likewise the gate 410 of transistor 412 is open. Control signal Vcont2 420 is biased such that the gate 422 of transistor 426 is closed isolating the programming reference signal 424 from the antifuse 414. Likewise, the control signal Vcont3 428 is biased such that the gate 430 of transistor 432 is closed isolating the antifuse 414 from a path to ground 434 through transistor 432. Accordingly, the programming circuit is isolated from the antifuse 414. If the antifuse 414 is unprogramed, or not blown, the dielectric between the first plate 416 and second plate 418 of the antifuse insulates the signal 402 form external connector pin 436. To couple signal 402 to external connection pin 436, the antifuse is programmed, or blown.

[0021] To program the antifuse 414, the control signal Vcont1 is biased to isolate the antifuse. Under this arrangement, the gate 406 of transistor 404 is closed isolating the first plate 416 of the antifuse 414 from the signal 402, and the gate 410 of transistor 412 is closed to isolate the second plate 418 of the antifuse 414 from external connection pin 436. This is done to protect the signal path 402 and the external connection pin 436 from the programming voltage. Should the components be able to withstand the program voltage without harm, then their presence is not required. Once isolated, control signal 420 is biased such that the gate 422 of transistor 426 is open, coupling the programming reference voltage Vprog 424 to the first plate 416 of antifuse 414. Additionally, the control voltage Vcont3 428 is biased to open the gate 430 of transistor 432 effectively tying the second plate 418 of the antifuse 414 to ground 434 through transistor 432. Under this arrangement, current flows through the antifuse 414, breaking down the dielectric between the first plate 416 and the second plate 418 and creating conductive pathways between the first and second plates 416,418 of the antifuse 414. It should be appreciated that, while illustrated with only one antifuse, and only one external pin connector, any number of antifuses can be utilized to route any number of signal paths to external connection pins. Further, known processing techniques may be used, including demultipliexors, encoders, decoders, antifuse arrays, antifuse matrices and the like may be used.

A Stacked Device



[0022] Based upon a circuit similar in function to that illustrated in Fig. 3 or 4, a stacked device can be easily realized. For example, memory chips can be stacked together to either increase available word size, or alternatively to increase total memory capacity. Where increased storage capacity is to be realized, two or more chips can be stacked together. The power, address, and input/output lines are all tied together in parallel, while each chip retains a unique routing to its chip select or chip enable pin. This is typically accomplished by the use of external, complex stacking frames.

[0023] Referring to Fig. 5, a chip stack 300 is illustrated. The chip stack 300 includes a first chip 301, having a plurality of contact pins 304,308,312,316. A second chip 302 includes contact pins 306,310,314,318. The chips 301,302 are stacked piggyback style such that select contact pins from the first chip 301 align with corresponding contact pins of the second chip 302 to form substantially vertical, conductively coupled columns. At least one of the chips 301 further includes a routing matrix 332 to internally reprogram at least one signal 322 from the logic circuit 330 to select between pins 308 and 312 as shown, however it will be appreciated that any number of routing schemes are possible as more fully explained herein. The routing matrix 332 avoids the necessity of external frames and external rerouting circuitry otherwise required for stacking chips, and further eliminates the need for two distinct chips and duplicative testing apparatus to form the stack. Two identical chips can be stacked together, or alternatively, chips with different configurations may be stacked. Further, both chips 301,302 may include a routing matrix, 332.

[0024] Before stacking, the first chip 301 is programmed to route the signal 322 to either pins 308 or 312. Assume for example, that the signal path 322 is routed to pin 308. The unprogrammed pin, 312 becomes isolated from the logic circuit 330. The contact pin 310 of the second chip 302 may be an unused contact pin, or support for example, a similar function as that provided by the signal path 322 of the first chip 301. The chips 301,302 are stacked piggyback such that the programmed pin 308 of the first chip 301 aligns vertically with the contact pin 310 on the second chip 302. The unprogrammed contact pin 312 on the first chip 301 aligns vertically with a contact pin 314 assigned to the logic in the second chip 302.

[0025] The rerouted signal can be a chip select signal or any other external signal to be applied to the chip stack 300. Further, multiple lines can be rerouted. For example, several lines containing input/output on the first chip 301 can be rerouted to align with unused pins on the second chip 302. Likewise, input/output pins on the second chip 302 may be rerouted to align with unused pins on the first chip 301. This technique can be used for any signal to the chip stack. Further, it should be appreciated by those skilled in the art that this technique applies equally to bare semiconductor dies as it does to packaged dies. Finally, any number of chips can be stacked together, depending upon the design of the rerouting matrix 332 implemented.

[0026] In addition to utility in rerouting pin assignments for stacking chips without the need for external rerouting, the present invention finds utility in providing programmable single chip solutions capable of being adapted to several different pin out assignments. For example, the same microprocessor can be utilized for several different sockets by providing the pins in a default configuration for one socket, but providing a routing matrix on the chip of sufficient sophistication to redirect signal paths to different pin connections, making the chip operable in a different socket configuration.

[0027] As a third alternative, internally reroutable options are provided. For example, a single logic chip can be utilized in a number of applications where functions and features are selectively disabled or enabled. For example, one chip can be fabricated and tested and sold as two chips, where the lesser model chip disabled features and connections. Alternatively, a user may wish to render a pin unused. In this application, the pin is isolated from the logic, but an internal signal path may need redirected. For example, in a simple application, a three input NAND gate chip can be internally converted to a two input NAND gate by disabling one of the external pin connectors leading to one of the NAND gate inputs, and internally tying the signal path that once led to the now disabled connection to the gate ON position. This allows the exact same chip die to serve multiple purposes.

[0028] It should be appreciated by those skilled in the art that programming the present invention can be practiced either before or after final assembly. The antifuse arrangement as described herein can be programmed while the semiconductor is in the form of a bare die, and then packaged in its final form, or alternatively, the bare die can be packaged, then programmed.

[0029] Having described the invention in detail and by reference to preferred embodiments thereof, it will be apparent that modifications and variations are possible without departing from the scope of the invention defined in the appended claims.


Claims

1. A signal routing circuit comprising:

a first signal path (128) having a first segment (118) and a plurality of second segments (102, 104, 106, 108), each of said plurality of second segments (102, 104, 106, 108) independent from one another;

a routing matrix circuit (116) in-line with said first signal path (128) disposed between said first segment (118) and said plurality of second segments (102, 104, 106, 108), said routing matrix circuit (116) programmable for each of said plurality of second segments (102, 104, 106, 108) between a first state wherein contact is made to said first segment (118), and a second state wherein contact is broken to said first segment (118), wherein

said routing matrix (116) comprises a switching matrix (130) disposed between said first (118) and second (102, 104, 106, 108) segments of said first signal path (128),

said switching matrix (130) is programmable between said first and second states,

a programming circuit coupled to said routing matrix circuit (116), said programming circuit arranged to selectively program said routing matrix circuit (116) between said first and second states for each of said plurality of second segments (102, 104, 106, 108);

said programming circuit further comprises at least one antifuse (202) and a sensing circuit (132) coupling said at least one antifuse (202) to said switching matrix (130), wherein said sensing circuit (132) outputs at least one switch control signal (138) coding the programmed state of said at least one antifuse (202), and

said switching matrix (130) is operatively controlled by said at least one control signal (138), and said switching matrix (130) further comprises decoding logic to control switching thereof by said at least one control signal (130),and

said programming circuit is arranged to selectively program said antifuse (202) to control said switching matrix (130) between said first and second states.


 
2. A method of routing a signal comprising:

providing a first signal path (128) having a first segment (118) and a plurality of second segments (102, 104, 106, 108), each of said plurality of second segments (102, 104, 106, 108) being independent from one another;

providing a routing matrix circuit (116) in-line with said first signal path (128) disposed between said first segment (118) and said plurality of second segments (102, 104, 106, 108), said routing matrix circuit (116) being programmable for each of said plurality of second segments (102, 104, 106, 108) between a first state wherein contact is made to said first segment (118), and a second state wherein contact is broken to said first segment (118);

disposing a switching matrix (130) within said routing matrix (116) between said first (118) and second segments (102, 104, 106, 108) of said first signal path (128), said switching matrix (130) being programmable between said first and second states;

providing a programming circuit coupled to said routing matrix (116) circuit, said programming circuit arranged to selectively program said routing matrix circuit (116) between said first and second states for each of said plurality of second segments (102, 104, 106, 108);

providing at least one antifuse (202) and coupling a sensing circuit (132) between said at least one antifuse (202) and said switching matrix (130), said sensing circuit (132) outputting at least one switch control signal (138) coding the programmed state of said at least one antifuse (202), and said switching matrix (130) being operatively controlled by said at least one control signal (138),

further providing decoding logic comprised in the switching matrix (130) to control switching thereof by said at least one control signal (130), said programming circuit being arranged to selectively program said antifuse (202) to control said switching matrix (130) between said first and second states.


 


Ansprüche

1. Signalwegleitungsschaltung, die Folgendes umfasst:

einen ersten Signalweg (128), der ein erstes Segment (118) und mehrere zweite Segmente (102, 104, 106, 108) aufweist, wobei die mehreren zweiten Segmente (102, 104, 106, 108) jeweils voneinander unabhängig sind;

eine Leitwegmatrixschaltung (116) in Reihe mit dem ersten Signalweg (128), die zwischen dem ersten Segment (118) und den mehreren zweiten Segmenten (102, 104, 106, 108) angeordnet ist, wobei die Leitwegmatrixschaltung (116) für jedes der mehreren zweiten Segmente (102, 104, 106, 108) auf einen ersten Zustand, in dem ein Kontakt mit dem ersten Segment (118) hergestellt ist, und einen zweiten Zustand, in dem der Kontakt zu dem ersten Segment (118) unterbrochen ist, programmiert werden kann, wobei

die Leitwegmatrix (116) eine Schaltmatrix (130) umfasst, die zwischen dem ersten (118) und den zweiten (102, 104, 106, 108) Segmenten des ersten Signalweges (128) angeordnet ist,

wobei die Schaltmatrix (130) auf den ersten und den zweiten Zustand programmiert werden kann,

eine Programmierschaltung, die mit der Leitwegmatrixschaltung (116) gekoppelt ist, wobei die Programmierschaltung dafür ausgelegt ist, die Leitwegmatrixschaltung (116) für jedes der mehreren zweiten Segmente (102, 104, 106, 108) selektiv auf den ersten oder zweiten Zustand zu programmieren;

wobei die Programmierschaltung ferner mindestens eine Antisicherung (202) und eine Erfassungsschaltung (132) umfasst, die die mindestens eine Antisicherung (202) an die Schaltmatrix (130) koppelt, wobei die Erfassungsschaltung (132) mindestens ein Schaltersteuersignal (138) ausgibt, das den programmierten Zustand der mindestens einen Antisicherung (202) codiert, und

wobei die Schaltmatrix (130) betriebstechnisch von dem mindestens einen Steuersignal (138) gesteuert wird, und die Schaltmatrix (130) ferner Decodierlogik umfasst, um ihr Schalten durch das mindestens eine Steuersignal (130) zu steuern, und

wobei die Programmierschaltung dafür ausgelegt ist, selektiv die Antisicherung (202) zu programmieren, um die Schaltmatrix (130) zwischen dem ersten und zweiten Zustand zu steuern.


 
2. Verfahren zum Leiten eines Signals, das Folgendes umfasst:

Bereitstellen eines ersten Signalweges (128), der ein erstes Segment (118) und mehrere zweite Segmente (102, 104, 106, 108) aufweist, wobei die mehreren zweiten Segmente (102, 104, 106, 108) jeweils voneinander unabhängig sind;

Bereitstellen einer Leitwegmatrixschaltung (116) in Reihe mit dem ersten Signalweg (128), die zwischen dem ersten Segment (118) und den mehreren zweiten Segmenten (102, 104, 106, 108) angeordnet ist, wobei die Leitwegmatrixschaltung (116) für jedes der mehreren zweiten Segmente (102, 104, 106, 108) auf einen ersten Zustand, in dem ein Kontakt mit dem ersten Segment (118) hergestellt ist, und einen zweiten Zustand, in dem der Kontakt zu dem ersten Segment (118) unterbrochen ist, programmiert werden kann;

Anordnen einer Schaltmatrix (130) innerhalb der Leitwegmatrix (116) zwischen dem ersten (118) und den zweiten (102, 104, 106, 108) Segmenten des ersten Signalweges (128), wobei die Schaltmatrix (130) auf den ersten und den zweiten Zustand programmiert werden kann;

Bereitstellen einer Programmierschaltung, die mit der Leitwegmatrixschaltung (116) gekoppelt ist, wobei die Programmierschaltung dafür ausgelegt ist, die Leitwegmatrixschaltung (116) für jedes der mehreren zweiten Segmente (102, 104, 106, 108) selektiv auf den ersten oder zweiten Zustand zu programmieren;

Bereitstellen mindestens einer Antisicherung (202) und Koppeln einer Erfassungsschaltung (132) zwischen der mindestens einen Antisicherung (202) und der Schaltmatrix (130), wobei die Erfassungsschaltung (132) mindestens ein Schaltersteuersignal (138) ausgibt, das den programmierten Zustand der mindestens einen Antisicherung (202) codiert, und wobei die Schaltmatrix (130) betriebstechnisch von dem mindestens einen Steuersignal (138) gesteuert wird,

ferner Bereitstellen einer Decodierlogik, die in der Schaltmatrix (130) enthalten ist, um ihr Schalten durch das mindestens eine Steuersignal (130) zu steuern, wobei die Programmierschaltung dafür ausgelegt ist, selektiv die Antisicherung (202) zu programmieren, um die Schaltmatrix (130) zwischen dem ersten und zweiten Zustand zu steuern.


 


Revendications

1. Signal de routage de circuit comprenant :

un premier chemin de signal (128) ayant un premier segment (118) et une pluralité de seconds segments (102, 104, 106, 108), chacun de ladite pluralité de seconds segments (102, 104, 106, 108) étant indépendant des autres ;

un circuit de matrice de routage (116) en ligne avec ledit premier chemin de signal (128) disposé entre ledit premier segment (118) et ladite pluralité de seconds segments (102, 104, 106, 108), ledit circuit de matrice de routage (116) étant programmable pour chacun de ladite pluralité de seconds segments (102, 104, 106, 108) entre un premier état dans lequel un contact est effectué avec ledit premier segment (118), et un second état dans lequel un contact avec ledit premier segment (118) est rompu, dans lequel ladite matrice de routage (116) comprend une matrice de commutation (130) disposée entre lesdits premier (118) et second (102, 104, 106 108) segments dudit premier chemin de signal (128),

ladite matrice de commutation (130) est programmable entre lesdits premier et second états,

un circuit de programmation couplé audit circuit de matrice de routage (116), ledit circuit de programmation étant agencé pour programmer sélectivement ledit circuit de matrice de routage (116) entre lesdits premier et second états pour chacun de ladite pluralité de seconds segments (102, 104, 106, 108) ;

ledit circuit de programmation comprend en outre au moins un anti-fusible (202) et un circuit de détection (132) couplant ledit au moins un anti-fusible (202) à ladite matrice de commutation (130), dans lequel ledit circuit de détection (132) produit en sortie au moins un signal de commande de commutation (138) qui code l'état programmé dudit au moins un anti-fusible (202), et

ladite matrice de commutation (130) est commandée opérationnellement par ledit au moins signal de commande (138), et ladite matrice de commutation (130) comprend en outre une logique de décodage pour commander la commutation de celle-ci par ledit au moins un signal de commande (130), et

ledit circuit de programmation est agencé pour programmer sélectivement ledit anti-fusible (202) pour commander ladite matrice de commutation (130) entre lesdits premier et second états.


 
2. Procédé de routage d'un signal comprenant :

la fourniture d'un premier chemin de signal (128) ayant un premier segment (118) et une pluralité de seconds segments (102, 104, 106, 108), chacun de ladite pluralité de seconds segments (102, 104, 106, 108) étant indépendant des autres ;

la fourniture d'un circuit de matrice de routage (116) en ligne avec ledit premier chemin de signal (128) disposé entre ledit premier segment (118) et ladite pluralité de seconds segments (102, 104, 106, 108), ledit circuit de matrice de routage (116) étant programmable pour chacun de ladite pluralité de seconds segments (102, 104, 106, 108) entre un premier état dans lequel un contact est effectué avec ledit premier segment (118), et un second état dans lequel un contact avec ledit premier segment (118) est rompu ;

la disposition d'une matrice de commutation (130) entre ladite matrice de routage (116) entre lesdits premier (118) et second (102, 104, 106, 108) segments dudit premier chemin de signal (128), ladite matrice de commutation (130) étant programmable entre lesdits premier et second états,

la fourniture d'un circuit de programmation couplé audit circuit de matrice de routage (116), ledit circuit de programmation étant agencé pour programmer sélectivement ledit circuit de matrice de routage (116) entre lesdits premier et second états pour chacun de ladite pluralité de seconds segments (102, 104, 106, 108) ;

la fourniture d'au moins un anti-fusible (202) et le couplage d'un circuit de détection (132) entre ledit au moins un anti-fusible (202) et ladite matrice de commutation (130), ledit circuit de détection (132) produisant en sortie au moins un signal de commande de commutation (138) qui code l'état programmé dudit au moins un anti-fusible (202), et ladite matrice de commutation (130) étant commandée opérationnellement par ledit au moins signal de commande (138),

la fourniture en outre d'une logique de décodage comprise dans la matrice de commutation (130) pour commander la commutation de celle-ci par ledit au moins un signal de commande (130), ledit circuit de programmation étant agencé pour programmer sélectivement ledit anti-fusible (202) pour commander ladite matrice de commutation (130) entre lesdits premier et second états.


 




Drawing

















Cited references

REFERENCES CITED IN THE DESCRIPTION



This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Non-patent literature cited in the description