(19)
(11)EP 2 750 292 B1

(12)EUROPEAN PATENT SPECIFICATION

(45)Mention of the grant of the patent:
25.03.2020 Bulletin 2020/13

(21)Application number: 13199424.6

(22)Date of filing:  23.12.2013
(51)International Patent Classification (IPC): 
H03K 17/06(2006.01)
H03K 17/22(2006.01)
H03K 17/0812(2006.01)

(54)

Single under voltage monitor for gate driver circuits

Einzel-Unterspannungsmonitor für Gate-Treiber-Schaltungen

Moniteur sous tension unique pour circuits d'attaque de grille


(84)Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

(30)Priority: 28.12.2012 US 201213730323

(43)Date of publication of application:
02.07.2014 Bulletin 2014/27

(73)Proprietor: NXP B.V.
5656 AG Eindhoven (NL)

(72)Inventors:
  • Van Dijk, Luc
    Redhill, Surrey RH1 1SH (GB)
  • Niakate, Issa
    Redhill Surrey RH1 1SH (GB)
  • Hoogeveen, Matthijs
    Redhill, Surrey RH1 1SH (GB)

(74)Representative: Hardingham, Christopher Mark 
NXP Semiconductors Intellectual Property Group Abbey House 25 Clarendon Road
Redhill, Surrey RH1 1QZ
Redhill, Surrey RH1 1QZ (GB)


(56)References cited: : 
US-A1- 2012 242 393
US-B1- 6 781 422
  
  • "LM5100A/B/C LM5101A/B/C 3A, 2A and 1A High Voltage High-Side and Low-Side Gate Drivers General Description and 1A High Voltage High-Side and Low-Side Gate Drivers", , 20 August 2011 (2011-08-20), pages 1-18, XP055130994, Retrieved from the Internet: URL:http://pdf.datasheetarchive.com/indexe rfiles/Datasheets-IS79/DSAH00382329.pdf [retrieved on 2014-07-22]
  
Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).


Description

TECHNICAL FIELD



[0001] Various exemplary embodiments disclosed herein relate generally to under voltage monitors for gate-driver circuits.

BACKGROUND



[0002] In various electrical applications (for example, automotive), there may be loads (for example motors, pumps, or light bulbs) that require high drive currents. These high currents need to be switched on and off in order to enable or disable the load. This may be done using semiconductor switches, for example, MOSFETs, and the circuitry needed to drive the semiconductor switches may be referred to as gate driver circuitry. These gate drivers may need to carefully monitor the voltage that is applied to the semiconductor switches driven by the gate driver circuitry, with under voltage monitors (UV monitors) in order to properly drive the semiconductor switches. Current gate driver implementations include multiple under voltage monitors, and because such monitors operate in different voltage domains, the performance of such monitors may vary. The use of multiple UV monitors is also undesirable in that die size and cost are increased. Additionally, UV monitors on the high-side channel(s) consume current drawn from a bootstrap capacitor(s). This means the capacitors either need be increased or the switching frequency of the application needs to be decreased. Also, if too much current is drawn from the bootstrap capacitor, undesirable system undervoltages may result.

[0003] "LM5100A/B/C LM5101A/B/C 3A, 2A and 1A High Voltage High-Side and Low-Side Gate Drivers General Description and 1A High Voltage High-Side and Low-Side Gate Drivers", 20 August 2011, pages 1-18, XP055130994, Retrieved from the Internet: URL:http://pdf.datasheetarchive.com/indexerfiles/DatasheetsIS79/DSAH00382329.pdf [retrieved on 2014-07-22], describes that LM5100A/B/C and LM5101A/B/C High Voltage Gate Drivers are designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of operating with supply voltages up to 100V. The "A" versions provide a full 3A of gate drive while the "B" and "C" versions provide 2A and 1A respectively. The outputs are independently controlled with CMOS input thresholds (LM5100A/B/C) or TTL input thresholds (LM5101A/B/C). An integrated high voltage diode is provided to charge the high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails.

SUMMARY



[0004] The invention is defined in the accompanying claims.

[0005] According to an aspect of the invention, there is provided a gate driver as described in the independent apparatus claim.

[0006] According to an aspect of the invention, there is provided a method of driving first and second semiconductor switches to turn a load on and off using a gate drive, as described in the independent method claim.

[0007] Further features according to embodiments of this invention are defined in the dependent claims.

BRIEF DESCRIPTION OF THE DRAWINGS



[0008] In order to better understand various exemplary embodiments, reference is made to the accompanying drawings, wherein:

FIG. 1 illustrates a related art switching circuit that drives power semiconductor devices including a gate driver having under voltage monitors;

FIG. 2 illustrates an embodiment of a switching circuit that drives power semiconductor devices including a gate driver having an under voltage monitor;

FIG. 3, illustrates another embodiment of a switching circuit that drives power semiconductor devices including a full-bridge gate driver having an under voltage monitor; and

FIG. 4 illustrates another embodiment of a switching circuit that drives power semiconductor devices including a three-phase gate driver having an under voltage monitor.



[0009] To facilitate understanding, identical reference numerals (or reference numerals incremented by a constant value n (i.e., 200, 300, 400)) have been used to designate elements having substantially the same or similar structure and/or substantially the same or similar function.

DETAILED DESCRIPTION



[0010] FIG. 1 illustrates a related art switching circuit that drives power semiconductor devices including a gate driver having under voltage monitors. The switching circuit may be attached to a high current load. The high current load may be switched on and off using semiconductor switches M0 and M1. The semiconductor switches may be high power MOSFETs, but other types of semiconductor switches may be used as well, for example, GaN, SiC, IGBT, etc.

[0011] It is important that the semiconductor switches M0 and M1 are driven with a large supply voltage in order to keep the semiconductor switches M0 and M1 in linear operation mode. When the supply voltage is not large enough, the semiconductor switches M0 and M1 may operate in saturation mode causing too much dissipation in the semiconductor switches M0 and M1. Accordingly, under voltage monitors 120, 122 may be implemented both on the "low side channel" as well as on the "high-side channel." Two under voltage monitors are necessary because an under voltage on the "high-side channel" does not necessary mean the voltage at LC (or LC-LS) is too low. An under voltage on the "high-side channel" may result from an error with the bootstrap capacitor 150 or too much current being drawn from the bootstrap capacitor 150.

[0012] In FIG. 1, a gate driver 100 may include high input 102 and low input 104. The high input 102 may receive a control signal used to drive the "high-side channel," and the low input 104 may receive a control signal used to drive the "low side channel." The high side channel controls the on/off state of the semiconductor switch M0 that applies a voltage to the load 162. The low side channel controls the on/off state of semiconductor switch M1 that grounds the load 162. The gate driver control signals typically may be provided by a digital controller (not shown). Such digital controllers may not be capable of providing enough current to drive directly the gates of the semiconductor switches M0 and M1. Accordingly, the gate driver 100 includes the depicted additional components to generate the current necessary to drive the semiconductor switches M0 and M1.

[0013] The gate driver 100 may include high-side output HG 132 that drives the gate of M0, low side output LG 138 that drives the gate of M1. Further, the gate driver 100 may include nodes HC 130, HS 134, LC 136, and LS 140.

[0014] A bootstrap capacitor 150 may be attached between HC 130 and HS 134. A decoupling capacitor 152 may be attached between LC 136 and LS 140. A voltage supply Vsup 154 may be connected to LC 136. A load 162 may be a attached between ground and HS 134. The load 162 and HS may also be connected to a junction between the semiconductor switches M0 and M1.

[0015] The semiconductor switch M0 may have a source attached to a power source Vbat 160, a drain attached to HS and the load, and a gate attached to HG 132 of the gate driver 100. The semiconductor switch M1 may have a source attached to HS 134, the load 162, and drain of switch M0 156, a drain of switch M1 is attached to LS and ground, and a gate of M1 is attached to LG 138 of the gate driver 100.

[0016] The gate driver 100 may include input buffer and level-shifter 106, input buffer 108, under voltage monitors 120, 122, and output drivers 124, 126 (it will be understood that these elements are arranged for the high- and low-side channels). The gate driver 100 may be implemented as a single integrated circuit (IC) or as part of an IC that includes other functions. The input buffer and level shifter 106 may be connected between the high input 102 and the output driver 124. The input buffer and level shifter 106 may receive and buffer control signals used to control the semiconductor switch M0. The input buffer and level shifter 106 may also shift the level associated with the control signals. Likewise, the input buffer 108 may receive and buffer a control signal used to control the semiconductor switch M1. The output driver 124 may receive control signals from the input buffer and level shifter 106. The output driver 124 may also receive control signals from the under voltage monitors 120, 122. Likewise, the output driver 126 may receive control signals from the input buffer 108. The output driver 126 may also receive control signals from the under voltage monitor 122.

[0017] The under voltage monitor 120 may detect the voltage between the nodes HC 130 and HS 134. Further, the under voltage monitor 120 may be connected to the output driver 124. When an under voltage condition exists, the under voltage monitor 120 may send a control signal to the output driver 124 to turn off the output driver 124. Likewise, the under voltage monitor 122 may detect the voltage between the nodes LC 136 and LS 140. Further, the under voltage monitor 122 may be connected to the output driver 126. When an under voltage condition exists, the under voltage monitor 122 may send a control signal to the output driver 126 to turn off the output driver 126

[0018] Operation of the switching circuit 100 will now be described. The power to the load 162 may be supplied by a power source 160. The semiconductor switch M0 may be connected between the power source 160 and the load 162, and the semiconductor switch M0 may be controlled to turn on and off in order to supply power to the load 162 as desired. Another semiconductor switch M1 may be connected between the load 162 and ground, and the semiconductor switch M1 may be controlled to turn on and off in order to ground the load 162 as desired. The semiconductor switches M0 and M1 may act in tandem to turn the load 162 on and off. When semiconductor switch M0 is on to supply power to the load 162, the semiconductor switch M1 is off. Alternatively, when semiconductor switch M1 is on to ground the load 162, the semiconductor switch M0 is off. The semiconductor switches M0 and M1 may be turned on and off respectively by a signal applied to their gates. Because semiconductor switches M0 and M1 may be supplying a high current to the load and hence high power, the semiconductor switch M0 and M1 may be high power semiconductors. Accordingly, the switching signals needed to actuate the semiconductor switches require more power than typically can be supplied by typical electronic controllers. Therefore, the switching circuit 100 may receive switching control signals at high input 102 and low input 104 from a controller. The switching circuit then produces high power control signals at the high-side output HG 132 and the low side output LG 138 to switch the semiconductor switches M0 and M1 on and off.

[0019] On the high side of the switching circuit 100, a control signal may be received at the high input 102 that is then fed to the input buffer and level shifter 106. The input buffer 106 then feeds the signal to the output driver that produces the high power gate drive signal at the high side output HG 132 to drive semiconductor switch M0. One concern in driving high power semiconductor switches is under voltage situations. When the drive voltage at the gate of the semiconductor switch is not high enough, the semiconductor switch drops out of linear mode into a saturation mode where switching losses will increase and lead to malfunction, nonfunction or damage . In order to prevent such operation and the associated ohmic losses, an under voltage monitor 120 may be used to detect when the voltage drops below a desired level indicating a potential operational problem with the semiconductor switch M0. Accordingly, the under voltage monitor 120 monitors voltage at the semiconductor switch M0 and supplies a control signal to the output driver 124. When the under voltage monitor detects an under voltage condition, the under voltage monitor may send a shut off control signal to the output driver 124.

[0020] This high side of the gate driver circuit 100 may also include a bootstrap capacitor 150 that helps to maintain a voltage difference between the HC node 130 and the HS node 134 as well as providing current to allow for fast switching of the semiconductor switch M0.

[0021] The low side of the gate driver 100 has a similar structure, as the high side and operates in a similar manner in order to drive the semiconductor switch M1. One difference between the high side and low side under voltage monitors is that they each operate over different voltage ranges. Also, the two under voltage monitors may be necessary because an under voltage on the high side channel does not necessarily mean that the voltage on the low side is too low. For example, a low high side voltage may be due to an error with the bootstrap capacitor 150 or because too much current is drawn from the bootstrap capacitor 150.

[0022] It is important to realize that in FIG. 1 there is one low side channel as well as one high side channel depicted. There may also be devices that integrate two low side channels as well as two high side channels which are so called "full-bridge drivers." These devices may have two under voltage monitors on the high side as well as one under voltage monitor on the low side channels. Further, there may be three low side and three high side channels integrated in one gate drive which are so called "three phase drivers". These devices may include three under voltage monitors on the high side as well as one under voltage monitor on the low side channel.

[0023] There are multiple problems related to the under voltage monitors as depicted in Figure 1. The first problem is related to the fact that characteristics of the under voltage monitor (in particular the threshold levels) may not be identical even when the under voltage monitors are the exact same circuits implemented multiple times (e.g., twice in a half-bridge driver, three times in a full-bridge drive, and four times in a three-phase driver). The reason is that the under voltage monitor on the low side channel(s) is relative to ground, while the under voltage monitor(s) monitoring the difference between HC and HS are not relative to ground, but HS varies between 0 V and Vbat while HC varies between Vsup and Vbat+Vsup. This may affect the devices used to realize the under voltage monitor and this in the end may affect the characteristics of the under voltage monitor.

[0024] Another problem with the gate driver 100 in FIG. 1 is that multiple under voltage monitors may be required (e.g., two for the half-bridge driver, three for the full-bridge driver and four for the three-phase driver). This may increase the size of the IC and also system costs.

[0025] A final problem with the gate driver 100 in FIG. 1 is that the under voltage monitors on the high side channel(s) may consume some current, and that current may be drawn from the bootstrap-capacitor(s). This means that either this capacitor(s) may need to be enlarged, which may increase cost, or the switching frequency in the application may need to be decreased, which may be undesirable. When too much current is drawn from the bootstrap capacitor, under voltage may occur in the system, and this should be avoided at all times.

[0026] FIG. 2 illustrates an embodiment of a switching circuit that drives power semiconductor devices including a gate driver having an under voltage monitor. The switching circuit of FIG. 2 has many similarities to the switching circuit of FIG. 1. In FIG. 2, a gate driver 200 may include high input 202 and low input 204. The high input 202 may receive a control signal used to drive the "high side channel," and the low input 204 may receive a control signal used to drive the "low side channel." The gate driver control signals typically may be provided by a digital controller (not shown). Such digital controllers may not be capable of providing enough current to drive directly the gates of the semiconductor switches M0 and M1. Accordingly, the gate driver 200 may be used to generate the current necessary to drive the semiconductor switches M0 and M1.

[0027] The gate driver 200 may include high side output HG 232 that drives the gate of M0 256, and low side output LG 238 that drives the gate of M1 258. Further, the gate driver 200 may include nodes HC 230, HS 234, LC 236, and LS 240.

[0028] A bootstrap capacitor 250 may be attached between HC 230 and HS 234. A decoupling capacitor 252 may be attached between LC 236 and LS 240. A voltage supply Vsup 254 may be connected to LC 236. A load 262 may be a attached between ground and HS 234. The load 262 and HS may also be connected to a junction between the semiconductor switches M0 and M1.

[0029] The semiconductor switch M0 256 may have a source attached to a power source Vbat 260, a drain attached to HS 234 and the load 262, and a gate attached to HG 232 of the gate driver 200. The semiconductor switch M1 258 may have a source attached to HS 234, the load 262, and drain of M0 256, a drain attached to LS 240 and ground, and a gate attached to LG 238 of the gate driver 200.

[0030] The gate driver 200 may include input buffer and level-shifter 206, input buffer 208, under voltage monitor 220, multiplexer 222, differential to single ended converter 212, and output drivers 224, 226. The input buffer and level shifter 206 may be connected between the high input 202 and the output driver 224. The input buffer and level shifter 206 may receive and buffer control signals used to control the semiconductor switch M0 256. The input buffer and level shifter 206 may also shift the level associated with the control signals. Likewise, the input buffer 208 may receive and buffer control signal used to control the semiconductor switch M1 258. The output driver 224 may receive control signals from the input buffer and level shifter 206. The output driver 224 may also receive a control signal from the under voltage monitor 220. Likewise, the output driver 226 may receive control signals from the input buffer 208. The output driver 226 may also receive a control signal from the under voltage monitor 220.

[0031] The under voltage monitor 220 may receive a voltage from the multiplexer 222. The multiplexer 222 may receive input two input voltages. The first is from the LC node 236, and the second is from the differential to single ended converter 212. The converter 212 may convert the high side voltage between HC 230 and HS 234 to a lower value in the same range as the voltage at LC 236. The converter 212 may offset the voltage level by a specified amount, scale the voltage level, or both so as to output a voltage that has similar under voltage characteristics as the voltage signal at LC 236. This may allow the single under voltage monitor 220 to detect under voltage conditions on both the high side and the low side channels. Because the converter 212 scales the high side voltage, a single under voltage monitor 220 may be used. The multiplexer 222 selects a voltage to apply to the under voltage monitor 220. Further, the converter 212 may be any type of voltage converter that converts the input voltage into an output voltage in a desired voltage range. Such converters may have inputs and outputs that are either single or double ended.

[0032] The multiplexer 222 may use different methods of switching between the input voltages it receives. In one example the multiplexer 222 may choose the input voltage to correspond with the semiconductor switch that is closed. For example, if semiconductor switch M0 256 is closed to turn on the load 262, the multiplexer 222 may select the voltage from the converter 212. When the semiconductor switch M1 258 is closed to turn the load 262 off, the multiplexer 222 may select the voltage from the node LG 236. Alternatively, the multiplexer may automatically switch back and forth between the two inputs at some predetermined rate so as to continuously be determining if an under voltage condition occurs on either the high side or the low side. Other control methods may be used depending on the specific operating conditions and requirements of the gate driver 200.

[0033] The operation of the switching circuit in FIG. 2 is otherwise similar to the operation of the circuit in FIG. 1. A major advantage of the gate driver 200 is that it includes only one under voltage monitor rather than multiple under voltage monitors. This may lead to the following further advantages. The gate driver 200 may be implemented on an integrated circuit, therefore using a single under voltage monitor may lead to significant area reduction of the circuit even when the converter 212 and the multiplexer 222 are included versus two under voltage monitors. The controller and multiplexer 222 are less complex circuits that do not require very much space on the integrated circuit. Using a single under voltage monitor is also advantageous because this avoids a problem which may result when more than one under voltage monitor is used, in that there may be a difference in the characteristics of the under voltage monitors leading to malfunctions of the gate driver 200, accordingly the use of a single under voltage monitor prevents such malfunctions. Because there is no under voltage monitor implemented on the high side channel of the gate driver 200, a large current draw from the bootstrap capacitor 250 by a high side under voltage monitor may be avoided.

[0034] FIG. 3, illustrates another embodiment of a switching circuit that drives power semiconductor devices including a full-bridge gate driver having an under voltage monitor 320. The switching circuit 300 of FIG. 3 is similar in structure to the switching circuit 200 in FIG. 2 (and so components already described in connection with Fig. 2 will not be specifically described again), but instead has first gate driver section 300a that drives semiconductor switches M0 356 and M1 358 to drive a first terminal of the load 362, and a second gate driver section 300b that drives semiconductor switches M2 357 and M3 359 to drive a second terminal of the load 362. The multiplexer 322 may receive three input voltages from a first differential to single ended converter 312, a second differential to single ended converter 313, and the node LC_2 337. As described above the multiplexer 322 may switch between the inputs to detect under voltage situations. Such switching may occur in numerous ways such as described above. The converter 312 may convert the high side voltage between HC_1 330 and HS_1 334 to a lower value in the same range as the voltage at LC_2 337. Likewise, the converter 313 may convert the high side voltage between HC_2 331 and HS_2 335 to a lower value in the same range as the voltage at LC_2 337. The converters 312, 313 may offset voltage levels by a specified amount, scale the voltage level, or both so as to output a voltage that has similar under voltage characteristics as the voltage signal at LC 236. For the full-bridge gate driver, three under voltage monitors may be replaced by a single under voltage monitor.

[0035] FIG. 4 illustrates another embodiment of a switching circuit that drives power semiconductor devices including a three-phase gate driver having an under voltage monitor 420. The switching circuit 400 of FIG. 4 is similar in structure to the switching circuit 200 in FIG. 2 and the switching circuit 300 in FIG. 3, but instead has gate driver 400 to drive the three-phase loads 461, 462, 463. The multiplexer 422 may receive four input voltages. The input voltages may be received from each of the differential to single ended converters 412, 413, 416 and the port LC_3 446. As described above the multiplexer 422 may switch between the inputs to detect under voltage situations. Such switching may occur in numerous ways as described above. For the three-phase gate driver, four under voltage monitors may be replaced by a single under voltage monitor.

[0036] The gate driver embodiments described above may be used in any situation where the switching of high currents and/or voltages may be required. Many such applications are found, for example, in automobiles. These automobile applications may include antilock braking systems (ABS), electronic stability programs (ESP), electronic power steering (EPS), electronic parking brake (EPB), window-lifters (WL), etc.

[0037] It should be appreciated by those skilled in the art that any block diagrams herein represent conceptual views of illustrative circuitry embodying the principles of the invention.

[0038] Although the various exemplary embodiments have been described in detail with particular reference to certain exemplary aspects thereof, it should be understood that the invention is capable of other embodiments and its details are capable of modifications in various obvious respects. As is readily apparent to those skilled in the art, variations and modifications can be effected while remaining within the spirit and scope of the invention. Accordingly, the foregoing disclosure, description, and figures are for illustrative purposes only and do not in any way limit the invention, which is defined only by the claims.


Claims

1. A gate driver (200, 300, 400) comprising:

a first input (202, 302, 402);

a first output driver (224, 324, 424) having a gate drive signal output (232, 332, 432) and supplied by a first high side voltage (230, 330, 430), wherein the first output driver is connected to the first input;

a second input (104, 304, 404);

a second output driver (226, 326, 426) having a gate drive signal output (238, 338, 438) and supplied by a first low side voltage (236, 336, 436), wherein the second output driver is connected to the second input;

a first converter (212, 312, 412) configured to convert an input voltage level to a first converted voltage level, wherein the first converter receives the input voltage from the first high side voltage;

a multiplexer (222, 322, 422) with a first input connected to the first converter to receive the first converted voltage level, a second input connected to the first low side voltage, and an output; and

an under voltage monitor (220, 320, 420) connected to the output of the multiplexer.


 
2. The gate driver of claim 1, wherein the first converter is configured to perform at least one of offsetting and scaling the input voltage level.
 
3. The gate driver of claim 1 or claim 2, wherein the under voltage monitor is configured to send a respective control signal to the first and second output drivers to switch the first and second output drivers to an off state.
 
4. The gate driver of any preceding claim, wherein the multiplexer is configured to switch between inputs based upon the on/off states of the first and second output drivers.
 
5. The gate driver of any of claims 1 to 3, wherein the multiplexer is configured to switch between inputs periodically based upon predefined intervals.
 
6. The gate driver of any preceding claim, further comprising:

a third input (301, 401);

a third output driver (323, 423) having a gate drive signal output (333, 433) and supplied by a second high side voltage (331, 431), wherein the third output driver is connected to the third input;

a fourth input (303, 403);

a fourth output driver (325, 425) having a gate drive signal output (337, 437) and supplied by the first low side voltage, wherein the fourth output driver is connected to the fourth input;

a second converter (313, 413) configured to convert an input voltage level to a second converted voltage level, wherein the second converter receives the input voltage from the second high side voltage of the third output driver and has an output connected to the multiplexer.


 
7. A switching circuit comprising:

a gate driver as claims in any of claims 1 to 6;

a first semiconductor switch having a gate connected to the gate drive signal output of the first output driver; and

a second semiconductor switch having a gate connected to the gate drive signal output of the second output driver and a source connected to a drain of the first semiconductor switch.


 
8. The switching circuit of claim 7, further comprising a bootstrap capacitor (250, 350, 351, 450, 451, 465) connected in parallel with one of said converter(s) of the gate driver.
 
9. A method of driving first (256, 356, 357, 456, 457, 467) and second (258, 358, 359, 458, 459, 468) semiconductor switches to turn a load on and off using a gate driver (200, 300, 400), comprising:

receiving at the gate driver a first input control signal;

producing a first output driver signal based upon the first input control signal;

receiving at the gate driver a second input control signal;

producing a second output driver signal based upon the second input control signal;

converting an input voltage from a first high side voltage acting as a supply for the generation of the first output driver signal to a first converted voltage level;

selecting one of the first converted voltage level and a voltage level at a first low side voltage acting as a supply for the generation of the second output driver signal; and

detecting an under voltage condition based upon the selected voltage level.


 
10. The method of claim 9, further comprising, when the under voltage condition is detected, turning off one of the first or second output driver signals according to the selected voltage level.
 


Ansprüche

1. Gate-Treiber (200, 300, 400), der Folgendes umfasst:

einen ersten Eingang (202, 302, 402);

einen ersten Ausgangstreiber (224, 324, 424), der einen Gate-Treiber-Signalausgang (232, 332, 432) aufweist und durch eine erste hochseitige Spannung (230, 330 430) bereitgestellt wird, wobei der erste Ausgangstreiber mit dem ersten Eingang verbunden ist;

einen zweiten Eingang (104, 304, 404);

einen zweiten Ausgangstreiber (226, 326, 426), der einen Gate-Treiber-Signalausgang (238, 338, 438) aufweist und von einer ersten niederseitigen Spannung (236, 336, 436) bereitgestellt wird, wobei der zweite Ausgangstreiber mit dem zweiten Eingang verbunden ist;

einen ersten Umsetzer (212, 312, 412), der konfiguriert ist, einen Eingangsspannungspegel in einen ersten umgesetzten Spannungspegel umzusetzen, wobei der erste Umsetzer die Eingangsspannung von der ersten hochseitigen Spannung empfängt;

einen Multiplexer (222, 322, 422) mit einem ersten Eingang, der mit dem ersten Umsetzer verbunden ist, um den ersten umgesetzten Spannungspegel zu empfangen, einem zweiten Eingang, der mit der ersten niederseitigen Spannung verbunden ist, und einem Ausgang; und

einen Unterspannungswächter (220, 320, 420), der mit dem Ausgang des Multiplexers verbunden ist.


 
2. Gate-Treiber nach Anspruch 1, wobei der erste Umsetzer konfiguriert ist, ein Versetzen oder Skalieren des Eingangsspannungspegels durchzuführen.
 
3. Gate-Treiber nach Anspruch 1 oder Anspruch 2, wobei der Unterspannungswächter konfiguriert ist, ein entsprechendes Steuersignal zu dem ersten und zweiten Ausgangstreiber zu senden, um den ersten und zweiten Ausgangstreiber in einen Aus-Zustand zu schalten.
 
4. Gate-Treiber nach einem der vorhergehenden Ansprüche, wobei der Multiplexer konfiguriert ist, basierend auf den An- bzw. Aus-Zuständen des ersten und zweiten Ausgangstreibers zwischen Eingängen zu schalten.
 
5. Gate-Treiber nach einem der Ansprüche 1 bis 3, wobei der Multiplexer konfiguriert ist, basierend auf im Voraus definierten Intervallen zwischen Eingängen periodisch zu schalten.
 
6. Gate-Treiber nach einem der vorhergehenden Ansprüche, der ferner Folgendes umfasst:

einen dritten Eingang (301, 401);

einen dritten Ausgangstreiber (323, 423), der einen Gate-Treiber-Signalausgang (333, 433) aufweist und durch eine zweite hochseitige Spannung (331, 431) bereitgestellt wird, wobei der dritte Ausgangstreiber mit dem dritten Eingang verbunden ist;

einen vierten Eingang (303,403);

einen vierten Ausgangstreiber (325, 425), der einen Gate-Treiber-Signalausgang (337, 437) aufweist und durch die erste niederseitige Spannung bereitgestellt wird, wobei der vierte Ausgangstreiber mit dem vierten Eingang verbunden ist;

einen zweiten Umsetzer (313, 413), der konfiguriert ist, einen Eingangsspannungspegel in einen zweiten umgesetzten Spannungspegel umzusetzen, wobei der zweite Umsetzer die Eingangsspannung von der zweiten hochseitigen Spannung des dritten Ausgangstreibers empfängt und einen Ausgang aufweist, der mit dem Multiplexer verbunden ist.


 
7. Schalt-Schaltung, die Folgendes umfasst:

einen Gate-Treiber nach einem der Ansprüche 1 bis 6;

einen ersten Halbleiterschalter, der ein Gate aufweist, das mit dem Gate-Treiber-Signalausgang des ersten Ausgangstreibers verbunden ist; und

einen zweiten Halbleiterschalter, der ein Gate aufweist, das mit dem Gate-Treiber-Signalausgang des zweiten Ausgangstreibers verbunden ist und eine Source, die mit einem Drain des ersten Halbleiterschalters verbunden ist.


 
8. Schalt-Schaltung nach Anspruch 7, die ferner einen "Bootstrap"-Kondensator (250, 350, 351, 450, 451, 465) umfasst, der mit einem der Umsetzer des Gate-Treibers parallel geschaltet ist.
 
9. Verfahren zum Treiben eines ersten (256, 356, 357, 456, 457, 467) und zweiten (258, 358, 359, 458, 459, 468) Halbleiterschalters, um unter Verwendung eines Gate-Treibers (200, 300, 400) eine Last an- und auszuschalten, das Folgendes umfasst:

Empfangen eines ersten Eingangssteuersignals an dem Gate-Treiber;

Erzeugen eines ersten Ausgangstreibersignals basierend auf dem ersten Eingangssteuersignal;

Empfangen eines zweiten Eingangssteuersignals bei dem Gate-Treiber;

Erzeugen eines zweiten Ausgangstreibersignals basierend auf dem zweiten Eingangssteuersignal;

Auswählen des ersten umgesetzten Spannungspegels oder eines Spannungspegels an einer ersten niederseitigen Spannung, die als eine Versorgung für die Erzeugung des zweiten Ausgangstreibersignals dient; und

Umsetzen einer Eingangsspannung von einer ersten hochseitigen Spannung, die als eine Versorgung für die Erzeugung des ersten Ausgangstreibersignals dient, in einen ersten umgesetzten Spannungspegel;

Detektieren eines Unterspannungszustands basierend auf dem ausgewählten Spannungspegel.


 
10. Verfahren nach Anspruch 9, das ferner dann, wenn der Unterspannungszustand detektiert worden ist, das Ausschalten des ersten oder des zweiten Ausgangstreibers entsprechend dem ausgewählten Spannungspegel umfasst.
 


Revendications

1. Pilote de grille (200, 300, 400) comprenant :

une première entrée (202, 302, 402) ;

un premier pilote de sortie (224, 324, 424) possédant une sortie de signal d'attaque de grille (232, 332, 432) et alimenté par une première tension côté haute tension (230, 330, 430), le premier pilote de sortie étant connecté à la première entrée ;

une deuxième entrée (104, 304, 404) ;

un deuxième pilote de sortie (226, 326, 426) possédant une sortie de signal d'attaque de grille (238, 338, 438) et alimenté par une première tension côté basse tension (236, 336, 436), le deuxième pilote de sortie étant connecté à la deuxième entrée ;

un premier convertisseur (212, 312, 412) configuré pour convertir un niveau de tension d'entrée en un premier niveau de tension converti, dans lequel le premier convertisseur reçoit la tension d'entrée en provenance de la première tension côté haute tension ;

un multiplexeur (222, 322, 422) équipé d'une première entrée connectée au premier convertisseur pour recevoir le premier niveau de tension converti, d'une seconde entrée connectée à la première tension côté basse tension, et d'une sortie ;
et

un système de surveillance de sous-tension (220, 320, 420) connecté à la sortie du multiplexeur.


 
2. Pilote de grille selon la revendication 1, dans lequel le premier convertisseur est configuré pour réaliser un décalage et/ou une mise à l'échelle du niveau de tension d'entrée.
 
3. Pilote de grille selon la revendication 1 ou la revendication 2, dans lequel le système de surveillance de sous-tension est configuré pour envoyer un signal de commande respectif aux premier et deuxième pilotes de sortie pour commuter les premier et deuxième pilotes de sortie sur un état bloqué.
 
4. Pilote de grille selon l'une quelconque des revendications précédentes, dans lequel le multiplexeur est configuré pour commuter entre des entrées sur la base des états passant/bloqué des premier et deuxième pilotes de sortie.
 
5. Pilote de grille selon l'une quelconque des revendications 1 à 3, dans lequel le multiplexeur est configuré pour commuter entre des entrées périodiquement sur la base d'intervalles prédéfinis.
 
6. Pilote de grille selon l'une quelconque des revendications précédentes, comprenant en outre :

une troisième entrée (301, 401) ;

un troisième pilote de sortie (323, 423) possédant une sortie de signal d'attaque de grille (333, 433) et alimenté par une seconde tension côté haute tension (331, 431), le troisième pilote de sortie étant connecté à la troisième entrée ;

une quatrième entrée (303, 403) ;

un quatrième pilote de sortie (325, 425) possédant une sortie de signal d'attaque de grille (337, 437) et alimenté par la première tension côté basse tension, le quatrième pilote de sortie étant connecté à la quatrième entrée ;

un second convertisseur (313, 413) configuré pour convertir un niveau de tension d'entrée en un second niveau de tension converti, le second convertisseur recevant la tension d'entrée en provenance de la seconde tension côté haute tension du troisième pilote de sortie et ayant une sortie connectée au multiplexeur.


 
7. Circuit de commutation comprenant :

un pilote de grille selon l'une quelconque des revendications 1 à 6 ;

un premier commutateur à semi-conducteur ayant une grille connectée à la sortie de signal d'attaque de grille du premier pilote de sortie ; et

un second commutateur à semi-conducteur ayant une grille connectée à la sortie de signal d'attaque de grille du second pilote de sortie et une source connectée à un drain du premier commutateur à semi-conducteur.


 
8. Circuit de commutation selon la revendication 7, comprenant en outre un condensateur d'amorçage (250, 350, 351, 450, 451, 465) connecté en parallèle avec un dudit ou desdits convertisseurs du pilote de grille.
 
9. Procédé pour attaquer des premiers (256, 356, 357, 456, 457, 467) et seconds (258, 358, 359, 458, 459, 468) commutateurs à semi-conducteur pour activer et désactiver une charge à l'aide d'un pilote de grille (200, 300, 400), comprenant :

la réception, au niveau du pilote de grille, d'un premier signal de commande d'entrée ;

la production d'un premier signal de pilote de sortie sur la base du premier signal de commande d'entrée ;

la réception, au niveau du pilote de grille, d'un second signal de commande d'entrée ;

la production d'un second signal de pilote de sortie sur la base du second signal de commande d'entrée ;

la conversion d'une tension d'entrée à partir d'une première tension côté haute tension faisant office d'alimentation pour la génération du premier signal de pilote de sortie en un premier niveau de tension convertie ;

la sélection du premier niveau de tension convertie ou d'un niveau de tension à une première tension côté basse tension faisant office d'alimentation pour la génération du second signal de pilote de sortie ; et

la détection d'une condition de sous-tension sur la base du niveau de tension sélectionné.


 
10. Procédé selon la revendication 9, comprenant en outre, lorsque la condition de sous-tension est détectée, la désactivation d'un des premier et second signaux de pilote de sortie en fonction du niveau de tension sélectionné.
 




Drawing

















Cited references

REFERENCES CITED IN THE DESCRIPTION



This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Non-patent literature cited in the description