(19)
(11)EP 3 050 103 B1

(12)EUROPEAN PATENT SPECIFICATION

(45)Mention of the grant of the patent:
18.03.2020 Bulletin 2020/12

(21)Application number: 13894123.2

(22)Date of filing:  27.09.2013
(51)Int. Cl.: 
H01L 21/8234  (2006.01)
H01L 21/84  (2006.01)
H01L 29/66  (2006.01)
H01L 27/12  (2006.01)
H01L 21/8238  (2006.01)
H01L 21/28  (2006.01)
H01L 27/088  (2006.01)
(86)International application number:
PCT/US2013/062308
(87)International publication number:
WO 2015/047313 (02.04.2015 Gazette  2015/13)

(54)

NON-PLANAR I/O AND LOGIC SEMICONDUCTOR DEVICES HAVING DIFFERENT WORKFUNCTION ON COMMON SUBSTRATE

NICHTPLANARE I/O- UND LOGISCHE HALBLEITERBAUELEMENTE MIT UNTERSCHIEDLICHER ARBEITSFUNKTION AUF EINEM GEMEINSAMEN SUBSTRAT

DISPOSITIFS À SEMI-CONDUCTEURS E/S ET LOGIQUES NON PLANARS AYANT DES TRAVAUX DE SORTIE DIFFÉRENTS SUR UN SUBSTRAT COMMUN


(84)Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

(43)Date of publication of application:
03.08.2016 Bulletin 2016/31

(60)Divisional application:
18195368.8 / 3454365

(73)Proprietor: Intel Corporation
Santa Clara, CA 95054 (US)

(72)Inventors:
  • OLAC-VAW, Roman W.
    Hillsboro, Oregon 97124 (US)
  • HAFEZ, Walid M.
    Portland, Oregon 97229 (US)
  • JAN, Chia-Hong
    Portland, Oregon 97229 (US)
  • LIU, Pei-Chi
    Santa Clara, CA 95054 (US)

(74)Representative: Goddar, Heinz J. et al
Boehmert & Boehmert Anwaltspartnerschaft mbB Pettenkoferstrasse 22
80336 München
80336 München (DE)


(56)References cited: : 
WO-A1-2013/101007
JP-A- 2004 356 472
JP-A- 2008 085 205
US-A1- 2007 052 037
US-A1- 2009 200 616
US-A1- 2012 289 040
US-A1- 2013 065 371
US-A1- 2013 187 235
US-A1- 2013 224 936
JP-A- 2002 289 871
JP-A- 2007 149 942
US-A1- 2006 008 973
US-A1- 2007 075 351
US-A1- 2012 280 330
US-A1- 2012 292 715
US-A1- 2013 175 611
US-A1- 2013 187 236
  
      
    Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).


    Description

    TECHNICAL FIELD



    [0001] Embodiments of the invention are in the field of semiconductor devices and processing and, in particular, non-planar I/O and logic semiconductor devices having different workfunctions on common substrates and methods of fabricating non-planar I/O and logic semiconductor devices having different workfunctions on common substrates.

    BACKGROUND



    [0002] For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory or logic devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.

    [0003] In the manufacture of integrated circuit devices, multi-gate transistors, such as fin field effect transistors (fin-FETs), have become more prevalent as device dimensions continue to scale down. In conventional processes, fin-FETs are generally fabricated on either bulk silicon substrates or silicon-on-insulator substrates. In some instances, bulk silicon substrates are preferred due to their lower cost and compatibility with the existing high-yielding bulk silicon substrate infrastructure.

    [0004] Scaling multi-gate transistors has not been without consequence, however. As the dimensions of these fundamental building blocks of microelectronic circuitry are reduced and as the sheer number of fundamental building blocks fabricated in a given region is increased, the constraints on the semiconductor processes used to fabricate these building blocks have become overwhelming.

    [0005] US 2012280330 A1 discloses semiconductor devices including first and second fin active regions protruding vertically from a substrate and integrally formed with the substrate, a gate insulation layer formed on the first and second fin active regions, a first gate metal contacting the gate insulation layer on the first fin active region, and a second gate metal contacting the first gate metal on the first fin active region and contacting the gate insulation layer on the second fin active region.

    [0006] US2012/0292715 A1 discloses transistors having a gate metal doped with impurities. An altered work function of the transistor may alter a threshold voltage of the transistor. In certain embodiments, a gate metal of a first MOSFET is doped with impurities. A gate metal of a second MOSFET may be left undoped, doped with the same impurities with a different concentration, and/or doped with different impurities.

    BRIEF DESCRIPTION OF THE DRAWINGS



    [0007] 

    Figure 1A illustrates a cross-sectional view of an incomplete portion of a semiconductor structure having an I/O transistor and a logic transistor disposed on a common substrate.

    Figure IB illustrates a cross-sectional view of an incomplete portion of a semiconductor structure having an I/O transistor and a logic transistor disposed on a common substrate, in accordance with an embodiment of the present invention.

    Figures 2A-2F illustrate cross-sectional view of various operations in a method of fabricating an I/O transistor and a logic transistor on a common substrate, in accordance with an embodiment of the present invention, where:

    Figure 2A illustrates an incomplete semiconductor structure having a hardmask form in gate electrode regions of a logic transistor, but not in gate electrode regions of an I/O transistor;

    Figure 2B illustrates the structure of Figure 2A having the portion of the workfunction metal layer at gate electrode regions of the I/O transistor removed;

    Figure 2C illustrates the structure of Figure 2B having a second workfunction metal layer and a second hardmask layer formed thereon;

    Figure 2D illustrates the structure of Figure 2C following recessing of the second hardmask layer;

    Figure 2E illustrates the structure of Figure 2D following removal of exposed portions of the second workfunction layer; and

    Figure 2F illustrates the structure of Figure 2E following removal of remaining portions of the hardmask layer and second hardmask layer.

    Figure 3A illustrates a cross-sectional view of a non-planar semiconductor device, in accordance with an embodiment of the present invention.

    Figure 3B illustrates a plan view taken along the a-a' axis of the semiconductor device of Figure 3A, in accordance with an embodiment of the present invention.

    Figure 4 illustrates a computing device in accordance with one implementation of the invention.


    DESCRIPTION OF THE EMBODIMENTS



    [0008] A fin-semiconductor structure is disclosed as recited in claim 1. A method of fabricating a fin-semiconductor structure is disclosed as recited in claim 7.

    [0009] Non-planar I/O and logic semiconductor devices having different workfunctions on common substrates and methods of fabricating non-planar I/O and logic semiconductor devices having different workfunctions on common substrates are described. In the following description, numerous specific details are set forth, such as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

    [0010] One or more embodiments described herein are directed to approaches to of fabricating multiple workfunctions (WF) for different pitches of semiconductor devices fabricated on a common substrate. Applications may be in the fabrication of metal oxide semiconductor (MOS) and structures having both I/O transistors (e.g., drive transistor) and logic transistors (e.g., computation transistors) fabricated from a shared process scheme on a common substrate. In an example, the I/O transistors are fabricated to have a larger gate length and different workfunction as compared to the corresponding logic transistors.

    [0011] To provide context, presently, the performances of different devices in system on chip (SoC) integrated circuits are controlled by different pitch, critical dimension (CD) and implant tailoring. However, all devices of a same conductivity type (e.g., N-type of P-type) typically have a same work function (WF). By contrast, one or more embodiments described herein provides an approach to patterning different work functions for different devices, enabling independent control performance of each device type.

    [0012] More specifically, one or more embodiments take advantage of an etch rate dependence of a carbon hard mask (CHM) between different structures with different CDs (e.g., a wider CD has faster etch rate than a narrower CD). As such, different workfunction layers (such as metal gate layers) can be patterned for different devices (e.g., I/O versus logic devices). One or more embodiments, then, provide an opportunity to achieve different actual gate workfunctions for like devices (e.g., N-type devices) having differing function, e.g., an I/O device versus a logic device. By differentiating the workfunction between devices, the performance of each device can be independently targeted without use of any additional mask operations.

    [0013] Previous approaches for providing different effective gate workfunctions for like devices (e.g., N-type devices) having differing function, e.g., an I/O device versus a logic device, have involved the use of substrate implant differentiation to control the performance of different devices. As an example, Figure 1A illustrates a cross-sectional view of an incomplete portion of a semiconductor structure 100A having an I/O transistor 102A and a logic transistor 104A disposed on a common substrate 101A and separated by an inter-layer dielectric region 103A. Referring to Figure 1A, the I/O transistor 102A is formed over a first fin 106A, and the logic transistor 104A is formed over a second fin 108A. In the particular example shown, the I/O transistor 102A has three relatively wider gate electrode regions 110A, 112A and 114A (cross-sectional view shows the gate length 111A as taken between source/drain regions). The underlying fin 106A can include epitaxial source/drain regions 116A, as shown. Meanwhile, the logic transistor 104A has three relatively narrower gate electrode regions 120A, 122A and 124A (cross-sectional view shows the gate length 121A as taken between source/drain regions). The underlying fin 108A can also include epitaxial source/drain regions 126A, as shown.

    [0014] Referring again to Figure 1A, at the point of processing depicted, a replacement gate process has been performed where a dummy gate material is replaced with a workfunction metal layer 118A at gate electrode regions 110A, 112A, 114A, 120A, 122A and 124A. However, the workfunction metal layer 118A is the same for the gate electrode regions of both the I/O transistor 102A and the logic transistor 104A. Therefore, in order to differentiate the effective workfunction of the I/O transistor 102A and the logic transistor 104A, approaches such as fin doping differentiation are used. It is to be understood that additional processing can subsequently be performed to complete the devices of Figure 1A, such as gate fill, contact formation, and back-end of line (BEOL) interconnect fabrication.

    [0015] In contrast to the arrangement described in association with Figure 1A, Figure 1B illustrates a cross-sectional view of an incomplete portion of a semiconductor structure 100B having an I/O transistor 102B and a logic transistor 104B disposed on a common substrate 101B and separated by an inter-layer dielectric region 103B, in accordance with an embodiment of the present invention. Referring to Figure 1B, the I/O transistor 102B is formed over a first fin 106B, and the logic transistor 104B is formed over a second fin 108B. In the particular example shown, the I/O transistor 102B has three relatively wider gate electrode regions 110B, 112B and 114B (cross-sectional view shows the gate length 111B as taken between source/drain regions). The underlying fin 106B can include epitaxial source/drain regions 116B, as shown. Meanwhile, the logic transistor 104B has three relatively narrower gate electrode regions 120B, 122B and 124B (cross-sectional view shows the gate length 121B as taken between source/drain regions). The underlying fin 108B can also include epitaxial source/drain regions 126B, as shown.

    [0016] Referring again to Figure 1B, at the point of processing depicted, a replacement gate process has been performed where a dummy gate material is replaced with a workfunction metal layer 118B at gate electrode regions 120B, 122B and 124B of the logic transistor 104B. However, in an embodiment, the gate electrode regions 110B, 112B and 114B of the I/O transistor 102B includes a different workfunction metal layer 119, even for the same conductivity-type device (i.e., in the case where both the I/O transistor 102B and the logic transistor 104B are N-type, or both the I/O transistor 102B and the logic transistor 104B are P-type). In an embodiment, the workfunction metal layer 119 has an actual workfunction different than the actual workfunction of the workfunction metal layer 118B. In one example not forming part of the invention, the workfunction metal layer 119 has thickness different than the thickness of the workfunction metal layer 118B (as shown). In another example not forming part of the invention, the workfunction metal layer 119 has a total material composition different than the total material composition of the workfunction metal layer 118B. In an embodiment of the present invention, the workfunction metal layer 119 differs from the workfunction metal layer 118B in both thickness and total material composition. In a particular embodiment, the I/O transistor 102B and the logic transistor 104B are both N-type devices, and the workfunction metal layer 119 is composed of substantially the same material as the workfunction metal layer 118B but is thicker than the workfunction metal layer 118B; the actual workfunction of the workfunction metal layer 119, as compared with the actual workfunction of the workfunction metal layer 118B, is shifted towards mid-gap from N-type by an amount approximately in the range of 50 - 80 mVolts. It is to be understood that additional processing can subsequently be performed to complete the devices of Figure 1B, such as gate fill, contact formation, and back-end of line (BEOL) interconnect fabrication. It is also to be understood that, although not depicted, a gate dielectric layer can be disposed between the workfunction metal layers 118B and 119 and the fins 108B and 106B, respectively.

    [0017] In an aspect, a semiconductor fabrication scheme can involve fabrication of different workfunction layers for functionally different devices of like conductivity type. As an example, Figures 2A-2F illustrate cross-sectional view of various operations in a method of fabricating an I/O transistor and a logic transistor on a common substrate, in accordance with an embodiment of the present invention.

    [0018] Referring to Figure 2A, an incomplete portion 200 of a semiconductor structure includes an I/O transistor 202 and a logic transistor 204 disposed on a common substrate 201. The I/O transistor 202 is formed over a first fin 206, and the logic transistor 204 is formed over a second fin 208. In the particular example shown, the I/O transistor 202 has three relatively wider gate electrode regions 210, 212 and 214 (cross-sectional view shows the gate length 211 as taken between source/drain regions). The underlying fin 206 can include epitaxial source/drain regions 216, as shown. Meanwhile, the logic transistor 204 has three relatively narrower gate electrode regions 220, 222 and 224 (cross-sectional view shows the gate length 221 as taken between source/drain regions). The underlying fin 208 can also include epitaxial source/drain regions 226, as is also shown.

    [0019] Referring again to Figure 2A, at the point of processing depicted, a replacement gate process has been performed where a dummy gate material is replaced with a workfunction metal layer 218 at gate electrode regions 210, 212, 214, 220, 222 and 224. It is to be understood that, at this stage, the actual workfunction of the workfunction metal layer 218 is the same for the gate electrode regions of both the I/O transistor 202 and the logic transistor 204. In particular, the workfunction metal layer 218 is formed at the same time, and in the same process operation, for both the I/O transistor 202 and the logic transistor 204. It is also to be understood that, although not depicted, a gate dielectric layer can be disposed between the workfunction metal layer 218 and the fins 208 and 206B. Also shown in Figure 2A are gate electrode spacers 228 and interlayer dielectric regions 229.

    [0020] Referring again to Figure 2A, a hardmask layer 230 is formed on portions of the incomplete semiconductor structure 200. In particular the hardmask layer 230 is formed between the I/O transistor 202 and the logic transistor 204 and, most importantly, within the gate electrode locations 220, 222 and 224 of the logic transistor 204. The hardmask layer 230 is however, not formed in (or is removed from) the gate electrode locations 210, 212 and 214 of the I/O transistor 202, as is depicted. In accordance with an embodiment of the present invention, the hardmask layer is first formed globally, i.e., the hardmask layer 230 is first formed between the I/O transistor 202 and the logic transistor 204, within the gate electrode locations 220, 222 and 224 of the logic transistor 204, and within the gate electrode locations 210, 212 and 214 of the I/O transistor 202. The portions of the hardmask layer 230 within the gate electrode locations 210, 212 and 214 of the I/O transistor 202 is then removed. In one such embodiment, the hardmask layer 230 is first formed globally by a spin-on process. The spin-on layer is then etched selective to other present materials and features to reduce the height of the layer. In an example, the etch rates at different feature locations can vary. As such, in one embodiment, the hardmask layer etches faster from the wider features 210, 212 and 214 than from the relatively narrower features 220, 222, and 224. Accordingly, the spin-on layer may be removed entirely from the wider features 210, 212 and 214 , while a portion of the spin-on layer is retained in narrower features 220, 222, and 224, as depicted. It is to be understood that the portion of the spin-on layer between devices 202 and 204 may be removed rather than retained in the etch process. In an embodiment, the hardmask layer 230 is composed substantially of carbon and is referred to as a carbon hardmask (CHM) layer.

    [0021] Referring to Figure 2B, the portion of the workfunction metal layer 218 at gate electrode regions 210, 212 and 214 (i.e., at the I/O transistor 202) is removed. In an embodiment, the portion of the workfunction metal layer 218 at gate electrode regions 210, 212 and 214 is removed selective to the hardmask layer 230. In one such embodiment, at the logic transistor 204, upper portions of the workfunction metal layer 218 not protected by the hardmask layer 230 are also removed, as is depicted. Furthermore, if a gate dielectric layer is present on fin 206, it may be removed at this time, or it may be preserved. In an embodiment, the exposed portions of the workfunction metal layer 218 are removed by a selective etch process such as a wet etch process, dry etch process, or a combination thereof.

    [0022] Referring to Figure 2C, a second workfunction metal layer 240 is formed on the structure of Figure 2B. More particularly, the second workfunction metal layer 240 is formed in the gate electrode locations 210, 212 and 214 of the I/O transistor 202. Additionally, the second workfunction metal layer 240 can be formed on the exposed portions of the workfunction metal layer 218 and the hardmask layer 230 remaining in the gate electrode locations 220, 222 and 224 of the logic transistor, as is depicted in Figure 2C. In an embodiment, the second workfunction metal layer 240 has an actual workfunction different than the actual workfunction of the workfunction metal layer 218. In one example not forming part of the invention, the second workfunction metal layer 240 has thickness different than the thickness of the workfunction metal layer 218 (as shown). In another example not forming part of the invention, the second workfunction metal layer 240 has a total material composition different than the total material composition of the workfunction metal layer 218. In an embodiment of the present invention, the second workfunction metal layer 240 differs from the workfunction metal layer 218 in both thickness and total material composition. In a particular embodiment, the I/O transistor 202 and the logic transistor 204 are both N-type devices, and the second workfunction metal layer 240 is composed of substantially the same material as the workfunction metal layer 218 but is thicker than the workfunction metal layer 218; the actual workfunction of the second workfunction metal layer 240, as compared with the actual workfunction of the workfunction metal layer 218, is shifted towards mid-gap from N-type by an amount approximately in the range of 50 - 80 mVolts.

    [0023] It is to be understood that, in the case that a gate dielectric layer was removed from the I/O transistor of Figure 2B, a gate dielectric layer may be formed immediately prior to the formation of the second workfunction metal layer 240. Referring again to Figure 2C, a second hardmask layer 242 is then formed above the second workfunction metal layer 240. In one such embodiment, the second hardmask layer 242 is composed of the same material or substantially the same material as hardmask layer 230. For example, in one such embodiment, the second hardmask layer 242 is a carbon hardmask layer.

    [0024] Referring to Figure 2D, the second hardmask layer 242 is etched to recess the portions in the gate electrode regions 210, 212 and 214 of the I/O transistor 202. In the case of the logic transistor 204, the etching removes the second hardmask layer 242 from the gate electrode regions 220, 222 and 224 of the logic transistor 204. Furthermore, the recessing of the second hardmask layer 242 exposes portions of the second workfunction metal layer 240 at both the I/O transistor 202 and the logic transistor 204. In an embodiment, the second hardmask layer 242 is recessed by a selective etch process such as an ash process, wet etch process, dry etch process, or a combination thereof.

    [0025] Referring to Figure 2E, portions of the second workfunction metal layer 240 exposed upon recessing the second hardmask layer 242 are removed from both the I/O transistor 202 and the logic transistor 204. In an embodiment, the exposed portions of the second workfunction metal layer 242 are removed by a selective etch process such as a wet etch process, dry etch process, or a combination thereof.

    [0026] Referring to Figure 2F, remaining portions of the hardmask layer 230 and the second hardmask layer 242 are removed. The removal exposes the formed and patterned second workfunction metal layer 240 in the gate electrode regions 210, 212, and 214 of the I/O transistor 202 and also exposes the formed and patterned workfunction metal layer 218 in the gate electrode regions 220, 222 and 224 of the logic transistor 204. In an embodiment, the remaining portions of the hardmask layer 230 and the second hardmask layer 242 are removed by a selective etch process such as an ash process, wet etch process, dry etch process, or a combination thereof. Referring again to Figure 2F, a dielectric region 230' is shown between the transistors. Although the region 230' may be a region of preserved hardmask, this regions may also be removed and subsequently replaced with an inter-layer dielectric material. It is also to be understood that additional processing can subsequently be performed to complete the devices of Figure 2F, such as gate fill, contact formation, and back-end of line (BEOL) interconnect fabrication.

    [0027] In general, referring again to Figures 2A-2F, in an embodiment, the approach described can be used for N-type (e.g., NMOS) or P-type (e.g., PMOS), or both, device fabrication. It is to be understood that the structures resulting from the above exemplary processing scheme, e.g., the structures from Figure 2F, may be used in a same or similar form for subsequent processing operations to complete device fabrication, such as PMOS and NMOS device fabrication. As an example of a completed device, Figures 3A and 3B illustrate a cross-sectional view and a plan view (taken along the a-a' axis of the cross-sectional view), respectively, of a non-planar semiconductor device such as completed versions of the I/O device 202 or the logic device 204, in accordance with an embodiment of the present invention. It is to be noted that the cross-sectional view of Figure 3A is taken orthogonal to the cross-sectional view of Figure 2F, as taken along any one of the gate lines 210, 212, 214, 220, 222 or 224. Furthermore, in the example, illustrated in Figures 3A and 3B, the gate lines cover three distinct semiconductor fins.

    [0028] Referring to Figure 3A, a semiconductor structure or device 300, such as completed versions of the I/O transistor 202 or the logic transistor 204, includes a non-planar active region (e.g., a fin structure including a protruding fin portion 304 and a sub-fin region 305) formed from a substrate 302, and within an isolation region 306.

    [0029] Referring again to Figure 3A, a gate line 308 is disposed over the protruding portions 304 of the non-planar active region as well as over a portion of the isolation region 306. As shown, gate line 308 includes a gate electrode 350 and a gate dielectric layer 352. In one embodiment, gate line 308 may also include a dielectric cap layer 354. A gate contact 314, and overlying gate contact via 316 are also seen from this perspective, along with an overlying metal interconnect 360, all of which are disposed in inter-layer dielectric stacks or layers 370. Also seen from the perspective of Figure 3A, the gate contact 314 is, in one embodiment, disposed over isolation region 306, but not over the non-planar active regions. As shown, the fins 304 are considered to be bulk fins since they extend from the underlying substrate 302. In other embodiments, the fins are formed from a silicon-on insulator (SOI) type substrate and are thus disposed on a global insulator layer.

    [0030] Referring to Figure 3B, the gate line 308 is shown as disposed over the protruding fin portions 304. Source and drain regions 304A and 304B of the protruding fin portions 304 can be seen from this perspective. In one embodiment, the source and drain regions 304A and 304B are doped portions of original material of the protruding fin portions 304. In another embodiment, the material of the protruding fin portions 304 is removed and replaced with another semiconductor material, e.g., by epitaxial deposition. In either case, the source and drain regions 304A and 304B may extend below the height of dielectric layer 306, i.e., into the sub-fin region 305, in the case of bulk type devices. Alternatively, the source and drain regions 304A and 304B do not extend below the height of dielectric layer 306, and are either above or co-planar with the height of dielectric layer 306.

    [0031] In an embodiment, the semiconductor structure or device 300 is a non-planar device such as, but not limited to, a fin-FET or a tri-gate or similar device. In such an embodiment, a corresponding semiconducting channel region is composed of or is formed in a three-dimensional body. In one such embodiment, the gate electrode stacks of gate lines 308 surround at least a top surface and a pair of sidewalls of the three-dimensional body, as depicted in Figure 3A.

    [0032] Substrates 201 and 302 described in association with Figures 2A-2F and 3A, respectively, may be composed of a semiconductor material that can withstand a manufacturing process and in which charge can migrate. In an embodiment, substrate 201 or 302 is a bulk substrate composed of a crystalline silicon, silicon/germanium or germanium layer doped with a charge carrier, such as but not limited to phosphorus, arsenic, boron or a combination thereof. In one embodiment, the concentration of silicon atoms in bulk substrate 201 or 302 is greater than 97%. In another embodiment, bulk substrate 201 or 302 is composed of an epitaxial layer grown atop a distinct crystalline substrate, e.g. a silicon epitaxial layer grown atop a boron-doped bulk silicon mono-crystalline substrate. Bulk substrate 201 or 302 may alternatively be composed of a group III-V material. In an embodiment, bulk substrate 201 or 302 is composed of a III-V material such as, but not limited to, gallium nitride, gallium phosphide, gallium arsenide, indium phosphide, indium antimonide, indium gallium arsenide, aluminum gallium arsenide, indium gallium phosphide, or a combination thereof. In one embodiment, bulk substrate 201 or 302 is composed of a III-V material and the charge-carrier dopant impurity atoms are ones such as, but not limited to, carbon, silicon, germanium, oxygen, sulfur, selenium or tellurium. Alternatively, in place of a bulk substrate, a silicon-on-insulator (SOI) substrate may be used. In such a case, the region 201 depicted in Figures 2A-2F is a global isolation layer.

    [0033] Isolation region 306 may be composed of a material suitable to ultimately electrically isolate, or contribute to the isolation of, portions of a permanent gate structure from an underlying bulk substrate or isolate active regions formed within an underlying bulk substrate, such as isolating fin active regions. For example, in one embodiment, the isolation region 306 is composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride, silicon nitride, or carbon-doped silicon nitride.

    [0034] Gate line 308 may be composed of a gate electrode stack which includes a gate dielectric layer 352 and a gate electrode layer 350 (such as workfunction metal layer 218 or 240). In an embodiment, the gate electrode of the gate electrode stack is composed of a metal gate and the gate dielectric layer is composed of a high-K material. For example, in one embodiment, the gate dielectric layer is composed of a material such as, but not limited to, hafnium oxide, hafnium oxy-nitride, hafnium silicate, lanthanum oxide, zirconium oxide, zirconium silicate, tantalum oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, or a combination thereof. Furthermore, a portion of gate dielectric layer may include a layer of native oxide formed from the top few layers of the substrate 302. In an embodiment, the gate dielectric layer is composed of a top high-k portion and a lower portion composed of an oxide of a semiconductor material. In one embodiment, the gate dielectric layer is composed of a top portion of hafnium oxide and a bottom portion of silicon dioxide or silicon oxy-nitride.

    [0035] In one embodiment, the gate electrode layer 350 (such as workfunction metal layer 218 or 240) is composed of a metal layer such as, but not limited to, metal nitrides, metal carbides, metal silicides, metal aluminides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel or conductive metal oxides. In a specific embodiment, the gate electrode is composed of a non-workfunction-setting fill material formed above a metal workfunction-setting layer.

    [0036] Spacers associated with the gate electrode stacks (shown as 228 in Figures 2A-2F) may be composed of a material suitable to ultimately electrically isolate, or contribute to the isolation of, a permanent gate structure from adjacent conductive contacts, such as self-aligned contacts. For example, in one embodiment, the spacers are composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride, silicon nitride, or carbon-doped silicon nitride.

    [0037] Gate contact 314 and overlying gate contact via 316 may be composed of a conductive material. In an embodiment, one or more of the contacts or vias are composed of a metal species. The metal species may be a pure metal, such as tungsten, nickel, or cobalt, or may be an alloy such as a metal-metal alloy or a metal-semiconductor alloy (e.g., such as a silicide material).

    [0038] In an embodiment, the gate line 308 (or lines 210, 212, 214, 220, 222 and 224) are first formed by poly gate patterning involving poly lithography to define the poly gate by etch of an SiN hardmask and poly subsequently. In one embodiment, a mask is formed on the hardmask layer, the mask composed of a topographic masking portion and an anti-reflective coating (ARC) layer. In a particular such embodiment, the topographic masking portion is a carbon hardmask (CHM) layer and the anti-reflective coating layer is a silicon ARC layer. The topographic masking portion and the ARC layer may be patterned with conventional lithography and etching process techniques. In one embodiment, the mask also includes and uppermost photo-resist layer, as is known in the art, and may be patterned by conventional lithography and development processes. In a particular embodiment, the portions of the photo-resist layer exposed to the light source are removed upon developing the photo-resist layer. Thus, patterned photo-resist layer is composed of a positive photo-resist material. In a specific embodiment, the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248nm resist, a 193nm resist, a 157nm resist, an extreme ultra violet (EUV) resist, an e-beam imprint layer, or a phenolic resin matrix with a diazonaphthoquinone sensitizer. In another particular embodiment, the portions of the photo-resist layer exposed to the light source are retained upon developing the photo-resist layer. Thus, the photo-resist layer is composed of a negative photo-resist material. In a specific embodiment, the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, consisting of poly-cis-isoprene or poly-vinyl-cinnamate.

    [0039] Furthermore, as mentioned briefly in association with Figure 2A, the gate stack structure 308 (and gates electrode locations 210, 212, 214, 220, 222 and 224) may be fabricated by a replacement gate process. In such a scheme, dummy gate material such as polysilicon or silicon nitride pillar material, may be removed and replaced with permanent gate electrode material. In one such embodiment, a permanent gate dielectric layer is also formed in this process, as opposed to being carried through from earlier processing. In an embodiment, dummy gates are removed by a dry etch or wet etch process. In one embodiment, dummy gates are composed of polycrystalline silicon or amorphous silicon and are removed with a dry etch process including use of SF6. In another embodiment, dummy gates are composed of polycrystalline silicon or amorphous silicon and are removed with a wet etch process including use of aqueous NH4OH or tetramethylammonium hydroxide. In one embodiment, dummy gates are composed of silicon nitride and are removed with a wet etch including aqueous phosphoric acid.

    [0040] In an embodiment, one or more approaches described herein contemplate essentially a dummy and replacement gate process in combination with a dummy and replacement contact process. In one such embodiment, the replacement contact process is performed after the replacement gate process to allow high temperature anneal of at least a portion of the permanent gate stack. For example, in a specific such embodiment, an anneal of at least a portion of the permanent gate structures, e.g., after a gate dielectric layer is formed, is performed at a temperature greater than approximately 600 degrees Celsius.

    [0041] Referring again to Figure 3A, the arrangement of semiconductor structure or device 300 places the gate contact over isolation regions. Such an arrangement may be viewed as inefficient use of layout space. In another embodiment, however, a semiconductor device has contact structures that contact portions of a gate electrode formed over an active region. In general, prior to (e.g., in addition to) forming a gate contact structure (such as a via) over an active portion of a gate and in a same layer as a trench contact via, one or more embodiments of the present invention include first using a gate aligned trench contact process. Such a process may be implemented to form trench contact structures for semiconductor structure fabrication, e.g., for integrated circuit fabrication. In an embodiment, a trench contact pattern is formed as aligned to an existing gate pattern. By contrast, conventional approaches typically involve an additional lithography process with tight registration of a lithographic contact pattern to an existing gate pattern in combination with selective contact etches. For example, a conventional process may include patterning of a poly (gate) grid with separate patterning of contact features.

    [0042] It is to be understood that not all aspects of the processes described above need be practiced. For example, in one embodiment, dummy gates need not ever be formed prior to fabricating gate contacts over active portions of the gate stacks. The gate stacks described above may actually be permanent gate stacks as initially formed. Also, the processes described herein may be used to fabricate one or a plurality of semiconductor devices. The semiconductor devices may be transistors or like devices. For example, in an embodiment, the semiconductor devices are a metal-oxide semiconductor field effect transistors (MOS) transistors for logic or memory, or are bipolar transistors. Also, in an embodiment, the semiconductor devices have a three-dimensional architecture, such as a fin-FET device, a trigate device, or an independently accessed double gate device. One or more embodiments may be particularly useful for devices included in a system-on-chip (SoC) product. Additionally, it is to be understood that the processing scheme described in association with Figures 2A-2F could also be applicable to planar device fabrication.

    [0043] Overall, embodiments described herein provide approaches to fabricate different workfunctions for different devices. One or more embodiments enhances the ability to target the performance of each device independently without the extra cost of additional mask operations.

    [0044] Figure 4 illustrates a computing device 400 in accordance with one implementation of the invention. The computing device 400 houses a board 402. The board 402 may include a number of components, including but not limited to a processor 404 and at least one communication chip 406. The processor 404 is physically and electrically coupled to the board 402. In some implementations the at least one communication chip 406 is also physically and electrically coupled to the board 402. In further implementations, the communication chip 406 is part of the processor 404.

    [0045] Depending on its applications, computing device 400 may include other components that may or may not be physically and electrically coupled to the board 402. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).

    [0046] The communication chip 406 enables wireless communications for the transfer of data to and from the computing device 400. The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 406 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 400 may include a plurality of communication chips 406. For instance, a first communication chip 406 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 406 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

    [0047] The processor 404 of the computing device 400 includes an integrated circuit die packaged within the processor 404. In some implementations of embodiments of the invention, the integrated circuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. The term "processor" may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

    [0048] The communication chip 406 also includes an integrated circuit die packaged within the communication chip 406. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.

    [0049] In further implementations, another component housed within the computing device 400 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with implementations of embodiments of the invention.

    [0050] In various embodiments, the computing device 400 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 400 may be any other electronic device that processes data.

    [0051] Thus, embodiments of the present invention include non-planar I/O and logic semiconductor devices having different workfunctions on common substrates and methods of fabricating non-planar I/O and logic semiconductor devices having different workfunctions on common substrates.

    [0052] In an embodiment, a semiconductor structure includes a first semiconductor device disposed above a substrate. The first semiconductor device has a conductivity type and includes a gate electrode having a first workfunction. The semiconductor structure also includes a second semiconductor device disposed above the substrate. The second semiconductor device has the conductivity type and includes a gate electrode having a second, different, workfunction.

    [0053] In one embodiment, the first semiconductor device is an I/O transistor, and the second semiconductor device is a logic transistor.

    [0054] In one example not forming part of the invention, the gate electrode having the first workfunction includes a first workfunction metal layer having a thickness, the gate electrode having the second workfunction includes a second workfunction metal layer having a thickness, and the thickness of the first workfunction metal layer is different than the thickness of the second workfunction metal layer.

    [0055] In one example not forming part of the invention, the gate electrode having the first workfunction includes a first workfunction metal layer having a total material composition, the gate electrode having the second workfunction includes a second workfunction metal layer having a total material composition, and the total material composition of the first workfunction metal layer is different than the total material composition of the second workfunction metal layer.

    [0056] In one embodiment of present invention, the gate electrode having the first workfunction includes a first workfunction metal layer having a total material composition and a thickness, the gate electrode having the second workfunction includes a second workfunction metal layer having a total material composition and a thickness, and both the total material composition and the thickness of the first workfunction metal layer are different than the total material composition and the thickness of the second workfunction metal layer.

    [0057] In one embodiment, the conductivity type is N-type.

    [0058] In one embodiment, the gate electrode having the first workfunction includes a first workfunction metal layer having a thickness, the gate electrode having the second workfunction includes a second workfunction metal layer having a thickness. The thickness of the first workfunction metal layer is greater than the thickness of the second workfunction metal layer, and the first workfunction is closer to mid-gap than the second workfunction by an amount approximately in the range of 50 - 80 mVolts.

    [0059] In one embodiment, the gate electrode of the first semiconductor device has a gate length different than a gate length of the gate electrode of the second semiconductor device.

    [0060] In one embodiment, both the first and second semiconductor devices are fin-FET or tri-gate devices.

    [0061] In an embodiment, a system-on-chip (SoC) integrated circuit includes an N-type I/O transistor disposed above a substrate, the N-type I/O transistor including a gate electrode having a first workfunction and a first gate length. An N-type logic transistor is disposed above the substrate, the N-type logic transistor including a gate electrode having a second, lower, workfunction and having a second gate length less than the first gate length.

    [0062] In one embodiment, the gate electrode having the first workfunction includes a first workfunction metal layer having a thickness, the gate electrode having the second workfunction includes a second workfunction metal layer having a thickness, and the thickness of the first workfunction metal layer is greater than the thickness of the second workfunction metal layer.

    [0063] In one example not forming part of the invention, the gate electrode having the first workfunction includes a first workfunction metal layer having a total material composition, the gate electrode having the second workfunction includes a second workfunction metal layer having a total material composition, and the total material composition of the first workfunction metal layer is different than the total material composition of the second workfunction metal layer.

    [0064] In one embodiment of present invention, the gate electrode having the first workfunction includes a first workfunction metal layer having a total material composition and a thickness, the gate electrode having the second workfunction includes a second workfunction metal layer having a total material composition and a thickness, and both the total material composition and the thickness of the first workfunction metal layer are different than the total material composition and the thickness of the second workfunction metal layer.

    [0065] In one embodiment, the first workfunction is closer to mid-gap than the second workfunction by an amount approximately in the range of 50 - 80 mVolts.

    [0066] In one embodiment, both the first and second semiconductor devices are fin-FET or tri-gate devices.

    [0067] In an embodiment, a method of fabricating a semiconductor structure involves forming a first semiconductor fin and a second semiconductor fin above a substrate. The method also involves forming a first plurality of gate lines having a first pitch over the first semiconductor fin and forming a second plurality of gate lines having a second, narrower, pitch over the second semiconductor fin, both of the first and second pluralities of gate lines including a first workfunction metal layer of a conductivity type. The method also involves replacing the first workfunction metal layer of the conductivity type with a second workfunction metal layer of the conductivity type in the first plurality of gate lines but not in the second plurality of gate lines.

    [0068] In one embodiment, forming the first plurality of gate lines and the second plurality of gate lines involves using a replacement gate technique.

    [0069] In one embodiment, replacing the first workfunction metal layer of the conductivity type with the second workfunction metal layer of the conductivity type involves masking a portion of the first workfunction metal layer of the conductivity type in the second plurality of gate lines, but not in the first plurality of gate lines.

    [0070] In one embodiment, masking the portion of the first workfunction metal layer of the conductivity type in the second plurality of gate lines involves forming and etching a carbon hardmask. The etch rate of the carbon hardmask in the second plurality of gate lines is slower than the etch rate of the carbon hardmask in the first plurality of gate lines.

    [0071] In one embodiment, replacing the first workfunction metal layer of the conductivity type with the second workfunction metal layer of the conductivity type involves etching the first workfunction metal layer of the conductivity type and forming the second workfunction metal layer of the conductivity type with a thickness greater than a thickness of the first workfunction metal layer of the conductivity type.

    [0072] In one embodiment, the method further involves forming an I/O transistor from the first semiconductor fin and the first plurality of gate lines. The method also involves forming a logic transistor from the second semiconductor fin and the second plurality of gate lines.

    [0073] In one embodiment, forming the I/O transistor involves forming an N-type I/O transistor, and forming the logic transistor involves forming an N-type logic transistor.


    Claims

    1. A fin- semiconductor structure, comprising:

    a first fin-semiconductor device (102B) disposed above a substrate (101B), the first fin-semiconductor device (102B) having a conductivity type and comprising a gate electrode having a first workfunction layer (119); and

    a second fin-semiconductor device (104B) disposed above the substrate (101B), the second fin-semiconductor device (104B) having the conductivity type and comprising a gate electrode having a second, different, workfunction layer (118B) different in composition than the first workfunction layer (119), wherein the second workfunction layer (118B) is not included in the first fin-semiconductor device (102B) and the first workfunction layer (119) is not included in the second fin-semiconductor device (104B), wherein

    the gate electrode having the first workfunction comprises a first workfunction metal layer having a total material composition and a thickness, the gate electrode having the second workfunction comprises a second workfunction metal layer having a total material composition and a thickness, and wherein both the total material composition and the thickness of the first workfunction metal layer are different than the total material composition and the thickness of the second workfunction metal layer.


     
    2. The fin- semiconductor structure of claim 1, wherein the first fin-semiconductor device (102B) is an I/O transistor, and the second fin-semiconductor device (104B) is a logic transistor.
     
    3. The fin-semiconductor device of one of claims 1-2, wherein the conductivity type is N-type.
     
    4. The fin-semiconductor device of claim 3, wherein the gate electrode having the first workfunction comprises a first workfunction metal layer having a thickness, the gate electrode having the second workfunction comprises a second workfunction metal layer having a thickness, wherein the thickness of the first workfunction metal layer is greater than the thickness of the second workfunction metal layer, and wherein the first workfunction is closer to mid-gap than the second workfunction by an amount approximately in the range of 50 - 80 mVolts.
     
    5. The fin-semiconductor structure of claim 4, wherein the gate electrode of the first fin-semiconductor device (102B) has a gate length different than a gate length of the gate electrode of the second fin- semiconductor device (104B).
     
    6. The fin-semiconductor device of one of claims 1-5, wherein both the first and second fin- semiconductor devices (102B, 104B) are fin-FET or tri-gate devices.
     
    7. A method of fabricating a fin-semiconductor structure, the method comprising:

    forming a first semiconductor fin (106B) and a second semiconductor fin (108B) above a substrate (101B);

    forming a first plurality of gate lines having a first pitch over the first semiconductor fin (106B) and forming a second plurality of gate lines having a second, narrower, pitch over the second semiconductor fin (108B), both of the first and second pluralities of gate lines comprising a first workfunction metal layer (118B) of a conductivity type; and

    replacing the first workfunction metal layer (118B) of the conductivity type with a second workfunction metal layer (119) of the conductivity type in the first plurality of gate lines but not in the second plurality of gate lines, wherein

    both the total material composition and the thickness of the first workfunction metal layer are different than the total material composition and the thickness of the second workfunction metal layer.


     
    8. The method of claim 7, wherein forming the first plurality of gate lines and the second plurality of gate lines comprises using a replacement gate technique.
     
    9. The method of one of claims 7-8, wherein replacing the first workfunction metal layer (118B) of the conductivity type with the second workfunction metal layer (119) of the conductivity type comprises masking a portion of the first workfunction metal layer (118B) of the conductivity type in the second plurality of gate lines, but not in the first plurality of gate lines.
     
    10. The method of claim 9, wherein masking the portion of the first workfunction metal layer (118B) of the conductivity type in the second plurality of gate lines comprises forming and etching a carbon hardmask, wherein the etch rate of the carbon hardmask in the second plurality of gate lines is slower than the etch rate of the carbon hardmask in the first plurality of gate lines.
     
    11. The method of one of claims 7-8, wherein replacing the first workfunction metal layer (118B) of the conductivity type with the second workfunction metal layer (119) of the conductivity type comprises etching the first workfunction metal layer (118B) of the conductivity type and forming the second workfunction metal layer (119) of the conductivity type with a thickness greater than a thickness of the first workfunction metal layer (118B) of the conductivity type.
     
    12. The method of one of claims 7-11, further comprising:

    forming an N-type I/O transistor from the first semiconductor fin (106B) and the first plurality of gate lines; and

    forming an N-type logic transistor from the second semiconductor fin (108B) and the second plurality of gate lines.


     


    Ansprüche

    1. Finnen-Halbleiterstruktur, umfassend:

    eine erste Finnen-Halbleitervorrichtung (102B), die über einem Substrat (101B) angeordnet ist, wobei die erste Finnen-Halbleitervorrichtung (102B) einen Leitfähigkeitstyp aufweist und eine Gate-Elektrode mit einer ersten Arbeitsfunktionsschicht (119) umfasst; und

    eine zweite Finnen-Halbleitervorrichtung (104B), die über dem Substrat (101B) angeordnet ist, wobei die zweite Finnen-Halbleitervorrichtung (104B) den Leitfähigkeitstyp aufweist und eine Gate-Elektrode mit einer zweiten, anderen Arbeitsfunktionsschicht (118B) umfasst, die eine andere Zusammensetzung als die Arbeitsfunktionsschicht (119) aufweist, wobei die zweite Arbeitsfunktionsschicht (118B) nicht in der ersten Finnen-Halbleitervorrichtung (102B) enthalten ist und die erste Arbeitsfunktionsschicht (119) nicht in der zweiten Finnen-Halbleitervorrichtung (104B) enthalten ist, wobei

    die Gate-Elektrode mit der ersten Arbeitsfunktion eine erste Arbeitsfunktionsmetallschicht mit einer Gesamtwerkstoffzusammensetzung und einer Dicke aufweist, wobei die Gate-Elektrode mit der zweiten Arbeitsfunktion eine zweite Arbeitsfunktionsmetallschicht mit einer Gesamtwerkstoffzusammensetzung und einer Dicke aufweist und wobei die Gesamtwerkstoffzusammensetzung und die Dicke der ersten Arbeitsfunktionsmetallschicht unterschiedlich zu der Gesamtwerkstoffzusammensetzung und der Dicke der zweiten Arbeitsfunktionsmetallschicht sind.


     
    2. Finnen-Halbleiterstruktur nach Anspruch 1, wobei die erste Finnen-Halbleitervorrichtung (102B) ein E/A-Transistor ist und die zweite Finnen-Halbleitervorrichtung (104B) ein Logiktransistor ist.
     
    3. Finnen-Halbleitervorrichtung nach einem der Ansprüche 1-2, wobei der Leitfähigkeitstyp N-Typ ist.
     
    4. Finnen-Halbleitervorrichtung nach Anspruch 3, wobei die Gate-Elektrode mit der ersten Arbeitsfunktion eine erste Arbeitsfunktionsmetallschicht mit einer Dicke umfasst, die Gate-Elektrode mit der zweiten Arbeitsfunktion eine zweite Arbeitsfunktionsmetallschicht mit einer Dicke umfasst, wobei die Dicke der ersten Arbeitsfunktionsmetallschicht größer als die Dicke der zweiten Arbeitsfunktionsmetallschicht ist, und wobei die erste Arbeitsfunktion um einen Betrag etwa in dem Bereich von 50 - 80 mVolt näher an einem Mittelspalt als die zweite Arbeitsfunktion ist.
     
    5. Finnen-Halbleiterstruktur nach Anspruch 4, wobei die Gate-Elektrode der ersten Finnen-Halbleitervorrichtung (102B) eine andere Gatelänge als eine Gatelänge der Gate-Elektrode der zweiten Finnen-Halbleitervorrichtung (104B) aufweist.
     
    6. Finnen-Halbleitervorrichtung nach einem der Ansprüche 1-5, wobei die ersten und zweiten Finnen-Halbleitervorrichtungen (102B, 104B) Finnen-FET- oder Trigate-Vorrichtungen sind.
     
    7. Verfahren zum Herstellen einer Finnen-Halbleiterstruktur, wobei das Verfahren umfasst:

    Ausbilden einer ersten Halbleiter-Finne (106B) und einer zweiten Halbleiter-Finne (108B) über einem Substrat (101B);

    Ausbilden einer ersten Mehrzahl von Gateleitungen mit einem ersten Abstand über der ersten Halbleiter-Finne (106B) und Ausbilden einer zweiten Mehrzahl von Gateleitungen mit einem zweiten, schmaleren Abstand über der zweiten Halbleiter-Finne (108B), wobei die ersten und zweiten Mehrzahlen von Gateleitungen eine erste Arbeitsfunktionsmetallschicht (118B) eines Leitfähigkeitstyps umfassen; und

    Ersetzen der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps mit einer zweiten Arbeitsfunktionsmetallschicht (119) des Leitfähigkeitstyps in der ersten Mehrzahl von Gateleitungen aber nicht in der zweiten Mehrzahl von Gateleitungen, wobei

    die Gesamtwerkstoffzusammensetzung und die Dicke der ersten Arbeitsfunktionsmetallschicht unterschiedlich zu der Gesamtwerkstoffzusammensetzung und der Dicke der zweiten Arbeitsfunktionsmetallschicht sind.


     
    8. Verfahren nach Anspruch 7, wobei das Ausbilden der ersten Mehrzahl von Gateleitungen und der zweiten Mehrzahl von Gateleitungen Verwenden einer Ersatz-Gate-Technik umfasst.
     
    9. Verfahren nach einem der Ansprüche 7-8, wobei das Ersetzen der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps mit der zweiten Arbeitsfunktionsmetallschicht (119) des Leitfähigkeitstyps Maskieren eines Abschnitts der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps in der zweiten Mehrzahl von Gateleitungen, aber nicht in der ersten Mehrzahl von Gateleitungen umfasst.
     
    10. Verfahren nach Anspruch 9, wobei das Maskieren des Abschnitts der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps in der zweiten Mehrzahl von Gateleitungen Formen und Ätzen einer Kohlenstoff-Hartmaske umfasst, wobei die Ätzgeschwindigkeit der Kohlenstoff-Hartmaske in der zweiten Mehrzahl von Gateleitungen langsamer als die Ätzgeschwindigkeit der Kohlenstoff-Hartmaske in der ersten Mehrzahl von Gateleitungen ist.
     
    11. Verfahren nach einem der Ansprüche 7-8, wobei das Ersetzen der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps mit der zweiten Arbeitsfunktionsmetallschicht (119) des Leitfähigkeitstyps Ätzen der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps und Ausbilden der zweiten Arbeitsfunktionsmetallschicht (119) des Leitfähigkeitstyps mit einer Dicke größer einer Dicke der ersten Arbeitsfunktionsmetallschicht (118B) des Leitfähigkeitstyps umfasst.
     
    12. Verfahren nach einem der Ansprüche 7-11, ferner umfassend:

    Ausbilden eines N-Typ-E/A-Transistors aus der ersten Halbleiter-Finne (106B) und der ersten Mehrzahl von Gateleitungen; und

    Ausbilden eines N-Typ-Logiktransistors aus der zweiten Halbleiter-Finne (108B) und der zweiten Mehrzahl von Gateleitungen.


     


    Revendications

    1. Structure semi-conductrice à aileron, comprenant :

    un premier dispositif semi-conducteur à aileron (102B) disposé au-dessus d'un substrat (101B), le premier dispositif semi-conducteur à aileron (102B) ayant un type de conductivité et comprenant une électrode de grille ayant une première couche de travail d'extraction (119) ; et

    un deuxième dispositif semi-conducteur à aileron (104B) disposé au-dessus du substrat (101B), le deuxième dispositif semi-conducteur à aileron (104B) ayant le type de conductivité et comprenant une électrode de grille ayant une deuxième couche, différente de travail d'extraction (118B), dont la composition diffère de celle de la première couche de travail d'extraction (119),

    dans laquelle la deuxième couche de travail d'extraction (118B) n'est pas contenue dans le premier dispositif semi-conducteur à aileron (102B) et la première couche de travail d'extraction (119) n'est pas contenue dans le deuxième dispositif semi-conducteur à aileron (104B), dans laquelle l'électrode de grille ayant le premier travail d'extraction comprend une première couche métallique de travail d'extraction ayant une composition totale de matière et une épaisseur, l'électrode de grille ayant le deuxième travail d'extraction comprend une deuxième couche métallique de travail d'extraction ayant une composition totale de matière et une épaisseur, et dans laquelle la composition totale de matière et l'épaisseur de la première couche métallique de travail d'extraction sont toutes deux différentes de la composition totale de matière et de l'épaisseur de la deuxième couche métallique de travail d'extraction.


     
    2. Structure semi-conductrice à aileron de la revendication 1, dans laquelle le premier dispositif semi-conducteur à aileron (102B) est un transistor E/S, et le deuxième dispositif semi-conducteur à aileron (104B) est un transistor logique.
     
    3. Dispositif semi-conducteur à aileron d'une des revendications 1 et 2, dans lequel le type de conductivité est le type N.
     
    4. Dispositif semi-conducteur à aileron de la revendication 3, dans lequel l'électrode de grille ayant le premier travail d'extraction comprend une première couche métallique de travail d'extraction ayant une épaisseur, l'électrode de grille ayant le deuxième travail d'extraction comprend une deuxième couche métallique de travail d'extraction ayant une épaisseur, dans lequel l'épaisseur de la première couche métallique de travail d'extraction est supérieure à l'épaisseur de la deuxième couche métallique de travail d'extraction, et dans lequel le premier travail d'extraction est plus proche de la mi-largeur de bande interdite que le deuxième travail d'extraction d'une quantité approximativement dans la gamme de 50-80 millivolts.
     
    5. Structure semi-conductrice à aileron de la revendication 4, dans laquelle l'électrode de grille du premier dispositif semi-conducteur à aileron (102B) a une longueur de grille différente d'une longueur de grille de l'électrode de grille du deuxième dispositif semi-conducteur à aileron (104B).
     
    6. Dispositif semi-conducteur à aileron d'une des revendications 1 à 5, dans lequel les premier et deuxième dispositifs semi-conducteurs à aileron (102B, 104B) sont tous deux des dispositifs fin-FET ou à trois grilles.
     
    7. Procédé de fabrication d'une structure semi-conductrice à aileron, le procédé comprenant :

    la formation d'un premier aileron semi-conducteur (106B) et d'un deuxième aileron semi-conducteur (108B) au-dessus d'un substrat (101B) ;

    la formation d'une première pluralité de lignes de grille ayant un premier pas sur le premier aileron semi-conducteur (106B) et la formation d'une deuxième pluralité de lignes de grille ayant un deuxième pas, plus étroit, sur le deuxième aileron semi-conducteur (108B), les première et deuxième pluralités de lignes de grille comprenant toutes deux une première couche métallique de travail d'extraction (118B) d'un type de conductivité ; et

    le remplacement de la première couche métallique de travail d'extraction (118B) du type de conductivité par une deuxième couche métallique de travail d'extraction (119) du type de conductivité dans la première pluralité de lignes de grille, mais pas dans la deuxième pluralité de lignes de grille, dans lequel

    la composition totale de matière et l'épaisseur de la première couche métallique de travail d'extraction sont toutes deux différentes de la composition totale de matière et de l'épaisseur de la deuxième couche métallique de travail d'extraction.


     
    8. Procédé de la revendication 7, dans lequel la formation de la première pluralité de lignes de grille et de la deuxième pluralité de lignes de grille comprend l'utilisation d'une technique de grille de remplacement.
     
    9. Procédé d'une des revendications 7 et 8, dans lequel le remplacement de la première couche métallique de travail d'extraction (118B) du type de conductivité par la deuxième couche métallique de travail d'extraction (119) du type de conductivité comprend le masquage d'une partie de la première couche métallique de travail d'extraction (118B) du type de conductivité dans la deuxième pluralité de lignes de grille, mais pas dans la première pluralité de lignes de grille.
     
    10. Procédé de la revendication 9, dans lequel le masquage de la partie de la première couche métallique de travail d'extraction (118B) du type de conductivité dans la deuxième pluralité de lignes de grille comprend la formation et la gravure d'un masque dur en carbone, la vitesse de gravure du masque dur en carbone dans la deuxième pluralité de lignes de grille étant plus lente que la vitesse de gravure du masque dur en carbone dans la première pluralité de lignes de grille.
     
    11. Procédé d'une des revendications 7 et 8, dans lequel le remplacement de la première couche métallique de travail d'extraction (118B) du type de conductivité par la deuxième couche métallique de travail d'extraction (119) du type de conductivité comprend la gravure de la première couche métallique de travail d'extraction (118B) du type de conductivité et la formation de la deuxième couche métallique de travail d'extraction (119) du type de conductivité avec une épaisseur supérieure à une épaisseur de la première couche métallique de travail d'extraction (118B) du type de conductivité.
     
    12. Procédé d'une des revendications 7 à 11, comprenant en outre :

    la formation d'un transistor E/S de type N à partir du premier aileron semi-conducteur (106B) et de la première pluralité de lignes de grille ; et

    la formation d'un transistor logique de type N à partir du deuxième aileron semi-conducteur (108B) et de la deuxième pluralité de lignes de grille.


     




    Drawing


















    REFERENCES CITED IN THE DESCRIPTION



    This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

    Patent documents cited in the description