Description  Claims  Drawing  Cited references 

WO2018025194A1   [0006] 

Analysis of a memory architecture for fast packet buffers   [0007]