(11) Publication number:

0 105 594

**A2** 

(12)

## **EUROPEAN PATENT APPLICATION**

(21) Application number: 83304919.0

(22) Date of filing: 25.08.83

(5) Int. Cl.3: **G 07 C 9/00** G 07 C 1/14

(30) Priority: 27.08.82 US 412269

(43) Date of publication of application: 18.04.84 Bulletin 84/16

84) Designated Contracting States: BE DE FR GB IT

(71) Applicant: Figgie International Inc. 4420 Sherwin Road Willoughby Ohio 44094(US)


(72) Inventor: Khandwala, Bhupendra J. 595 South College Avenue Claremont California 91711(US)

(72) Inventor: Young, Jorge A. 2134 Capuchin Way Claremont California 91711(US)

(74) Representative: Rushton, Ronald et al, **SOMMERVILLE & RUSHTON 11 Holywell Hill** St. Albans Hertfordshire AL1 3EZ(GB)

(54) Card reader for security system.

(57) There is disclosed herein an improved card reader for a security system utilizing a central controller and a plurality of card readers for controlling traffic through critical doors in a facility. The improved reader includes means for improving the system throughput by buffer storing large numbers of transactions all occurring within a short time for time clock functions in time and attendance applications for hourly employees. Also disclosed are means for conditioned emergency responses to sensed changes in status of alarm contacts coupled to the reader and located in the vicinity of the reader within 2 miles. There is also disclosed means for temporarily storing transaction information for transactions made during periods when communications with the controller are lost. During such degraded mode operation, access is granted to cardholders with the proper system code and their ID code and the time of the transaction are stored in a buffer. When communications are restored, the transactions saved in the buffer are sent to the controller.



#### Background of the Invention

This application relates to the field of door access security systems and, particularly, to the field of card readers for door access security systems.

5

10

15

20

25

30

35

Door access security systems, utilizing magnetic card readers at doors to be controlled, are known in the prior art. Such systems include central controllers coupled to a plurality of readers, each of which is located at a specific door to be controlled. Authorized persons wishing to gain access through a door, insert magnetic cards into slots in the reader. Magnetic codings on the cards are then read and data is sent to the controller which authorizes or refuses entry and tells the reader either to keep the door locked or unlock the door.

Such a system can advantageously be used as a time clock to keep a record of the hours worked by hourly employees. - However, a problem with system throughput arises when a large number of employees all try to clock in or out at the same time. The delays caused by reading of a card, waiting for a poll signal to come to the reader from the controller, sending the card data to the controller and waiting for the controller to process the information and send back a "Go" or "No Go" signal can create impatience in the workers at the end of the line.

Such card reader systems can also be used to monitor alarm contacts located at strategic locations throughout a facility. In the prior art, a centrally located alarm contact monitoring device was located near the controller with individual wires coupling the contact monitoring device to the alarm contacts located throughout the plant. Such systems were effective but required an individual polling protocol and the associated hardware for the alarm contact monitoring device. Further, individual wires had to be strung between all the contacts to be monitored and the central monitoring device. This could result in large expenditures for wire. Further,

such central contact monitoring devices were generally not well suited to applications where only a single alarm contact needed to be monitored since the function rarely justified the expense.

5

10

15

20

25

30

35

The prior art systems also had room for improvement in the area of operation during times when the communication lines between the reader and the central controller were In such a situation, if all access was denied, people would be inconvenienced or, worse, trapped in an undesirable emergency situation. The alternative would be to allow free access through all doors. However, with record-keeping functions done at the central controller, there would be no record of the individuals who entered and left specific areas during specific times while the As a result, if theft occurred during lines were down. the down time, there would be no record to use in the investigation...

#### Summary of the Disclosure

There is disclosed herein a card reader for use in a security system for controlling access through key doors, said security system having a central controller. The card reader-reads magnetic data stored on cards held by employees, etc. The cards have a system code and an I.D. code on them. The card readers can do time and attendance functions to serve as a time clock by reading data stored permanently on the card and sending it to the central controller for processing. The central controller then or denies access based on the card—data. Optionally the improved card reader can also make the decision whether to grant or deny access locally without dialogue with the controller by reading some of the data on the card and storing the rest for later transmission to the central controller. Typically, this is done by reading the system code and granting authorization if the system code on the card matches the system code on user programmable switches. The I.D. code is then stored in

the buffer with the time of day of the transaction for later transmission to the central controller. This feature increases the throughput of the system by eliminating the need for each employee to wait for authorization from a controller which may be delayed while processing other messages from other readers.

5

10

15

20

25

30

35

The improved card reader can also sense when communications with the central controller are lost and grant or deny access without consulting the controller, based upon data on the card. During times when communications with the central controller are lost, the card reader stores the I.D. data from the card, for each employee who was granted authorization, in a buffer for later transmission to the central controller.

The improved card reader can also monitor alarm contacts for changes in status and signal these changes to the central controller. The central controller can be programmed to make a conditioned response to the reader coupled to the changed contact or to any other reader in the system. The response message can cause a relay or relays in the reader to change states, thereby signalling any devices coupled to the relay or relays that an action in response to the changed alarm contact is desired.

# Brief Description of the Drawings

Figure 2 is a block diagram of the improved reader.

Figure 3 is a logic diagram of the optical isolator — board.

Figures 4 A and B are a logic diagram of the switch -- and relay board.

Figures 5 A and B are a circuit diagram of the RAM buffer board and power fail detect circuit.

Figures 6A, 6B and 6C are circuit diagrams of the CPU reader board.

Figure 7 is a logic diagram of the CCM/COM logic.

Figures 8A and 8B are a logic diagram of the circuitry of the delayed transmission buffer.

Figure 9 is a flow diagram of the sequence of steps performed by the card reader in performing a time and attendance function.

5

10

15

20

25

30

35

Figure 10 is a flow diagram of the steps which are taken to unload the time and attendance data from the buffer and transmit it to the central controller 20.

Figure 11 is a flow diagram of the time offset routine performed by the card reader.

Figure 12 is a flow diagram of the steps taken by the card reader in buffering transactions during a degraded mode when communication is lost with the central controller.

Figure 13 is a flow diagram of the manner in which the card reader CPU unloads the delayed transmission buffer when communications are restored.

Figure 14 is a flow diagram of the manner in which the card reader CPU senses alarm contacts.

Figure 15 is a flow diagram for reporting of the status of alarm\_contacts by the card reader CPU.

Figure 16 is a flow-diagram\_for. the central controller process for an automatic response to a change in an alarm contact.

### Detailed Description of the Preferred Embodiment

For example, the controller 20 communicates with the reader 22 by an enable pair 26 and a data pair 28. The controller 20 polls the reader 22 for messages and sends commands to it by the enable pair 26. Data is sent to the

controller 20 from the reader 22 via the data pair 28. Serial format is used on both lines.

The reader 22 is typically located at a door that needs to be access-controlled while the controller 20 can be located at some distance from the door. The structural details of the controller 20 are well known in the art, and it can be purchased under the model designation MAC 530/40 from Rusco Electronic Systems in Glendale, California. The object code software for the controller is also well known and can be purchased from the same source.

5

10

15

20

25

30

35

In operation, the reader 22 receives a magnetic card in a card slot 32. The details of a typical magnetic card structure will be found in U.S. Patents 3,717,749 or 3,811,977. Other structures could also be used; the details of the structure of the magnetic card are not critical to the invention. Any structure capable of holding data encoded in a card and converting it to electrical signals capable of being transmitted over a line will be satisfactory.

When the card is read, the data on the card\_is stored in a temporary RAM location until a polling signal from the controller 20 arrives on the enable lines 26. Upon receipt of the polling signal on the line 26, the data from the card is transferred on the data lines 28 to the controller 20 unless certain options are present which cause the reader to independently make the authorization decision. The controller 20 processes the data and sends back a "Go" or "No Go" command which causes the reader 22 to take the appropriate action. If the command is "Go", the reader 22 unlocks the door latch via the lines 34 and lights a green LED. If the command is "No Go", the reader 22 lights a red LED and, optionally, energizes a No Go relay.

The reader 22 can also incorporate circuitry to monitor a plurality of alarm contacts connected to the

lines 30. When one of the contacts changes state, the reader 22 senses the change and signals the controller 20 on the next poll. The controller 20 can then print out a pre-programmed message on a printer 36. More importantly, the controller 20 can automatically send back a command to cause a switch closure by energizing a relay in the reader 22 or in any other reader in the system. This automatic response can also be any other command that the reader receives normally from the controller. The relay can be connected to an emergency device via the lines 38. emergency device can be any device such as an automatic phone dialer, a sprinkler system, an alarm or whatever other device that is desired.

5

10

15

20

25

30

35

The reader 24 is a different type of improved reader ---which can be used to keep time records for the attendance of hourly employees' on their jobs. The reader 24 has a display 40, a card slot 42, and "in" and "out" buttons, 44 In operation, an employee would place his card in the card slot 42 and press either the "in" button 44 or the "out" button 46. The data on his card plus the time of day displayed in the display 40 would then be stored in the a buffer in the reader 24. Based upon the system code data on the card, the reader 24 would authorize or deny entry to the employee. If entry is authorized by the reader 24 and a green LED will be lit, the door will be unlocked via the lines 48. If entry is denied, the reader 24 will so indicate by lighting a red LED on the face All authorization or denial decisions are made locally by the reader 24, and the data regarding each transaction is stored in the local buffer in the reader 24.

The controller 20 is coupled to the reader 24 by an enable pair 50 and a data pair 52. The controller 20 polls the reader 24 by sending a poll signal on the line 50. Upon receipt of the poll signal, the reader 24 transfers the data for one transaction out of its buffer

to the controller 20 via the data lines 52. The controller then can process the data in any fashion including printing it out on the printer 36. The details of the structure and operation of the controller 20 are exemplified by U.S. Patents 4,216,375 and 4,218,690.

5

10

15

20

25

30

35

The reader 24 can also include means to offset the time displayed in the display 40 from the time kept by the controller 20 in the case that the controller is in a different time zone from the reader. Normally the controller 20 keeps the master time for the system and the reader 24 keep its own time. Every 15 minutes, the reader 24 inquires the time of the controller 20 and synchronizes the reader's local time with the master time kept by the controller. When the reader 24 is in a different time zone from the controller 20, a group of offset switches in the reader 24 are set to indicate the number of minutes of offset between the local reader time and the controller time.

The reader 22 can also include a local buffer for keeping a record of all transactions which occur during times when communications with the controller 20 are lost due to cutting of the wire pairs, power failure or for ----other reasons. When the reader 22 has -not received a poll from the controller for a predetermined time, the reader will start storing the data for transactions during the ... downtime in its local buffer. Each magnetic card has a system code and an ID code. The system code is used by reader to determine whether or -not to grant ---authorization for entry to the individual. . If the individual is permitted to enter, his ID code and the ... local time will be stored in the local buffer. communications with the controller 20 are restored, the data in the buffer will be sent to the controller via the data lines for processing there.

Referring to Figure 2, there is shown a block diagram of a card reader for use in a security system such as is

shown in Figure 1. Although in reality two different types of readers exist, the core circuits of each type of reader are the same with one type of reader having certain additional optional circuits which the other does not have. Figure 2 represents a combined functional block diagram of a reader with the common core circuits and with all the optional circuit elements of both types of readers also present.

5

10

15

20

25

30

35

The card reader of Figure 2 communicates with the controller 20 of Figure 1 through an isolation board 54. The isolation board 54 serves to isolate the data on the enable pair 26 and data pair 28 from the logic circuitry of the rest of the card reader. The isolation board 54 passes the signals from the enable line 26 through to the RX data lines 56 and passes the data from the Tx data lines 58 through to the data lines 28.

The RX data lines 56 are coupled to a multiplexer 60 in a switch and relay board 62. The purpose of the multiplexer 60 is to select various data channels for connection to\_a\_data line\_D7, 63, of a bus 64. The bus 64 is coupled between the switch and relay board 62 and the data, address and control terminals of a microprocessor \_\_\_\_ CPU 66 on a reader CPU board 67. Address lines A0-A2 from the bus 64 are also coupled to the multiplexer 60. Through these address\_lines, -the CPU 66-causes the multiplexer 60 to select one of the data channels connected to -it for connection to its data output coupled to the line D7. The microprocessor\_66 can\_then read the -data on the selected data channel through the D7 line In Figure 2 the only data channels which are shown are the Rx data line 56 through which commands and polling signals are received and the coil detect line 57 which carries data read from the card. Other data channels are used for other features of the reader not relevant to the present discussion.

المراوي والمراوي والمنافق والمنافع والم

Data to be transmitted from the card reader to the central controller 20 are input from the DØ line 68 of the data bus 64 to a driver 70. The driver 70 is also coupled to the AØ-A2 address lines of the data bus 64 which supply an address from the microprocessor 66. The driver 70 has several addressable outputs, one of which is the Tx data lines 58. The address supplied to the driver 70 causes it to apply the signal on the DØ line 68 to the selected output. To transmit data, the microprocessor 66 places the data to be sent on the DØ bus line and writes the proper address on the address lines AØ-A2 of the bus 64. The serial data on the DØ line is then applied to the Tx data lines 58.

The central controller 20 receives the data on the data line 28 and acts upon the data message in some fashion depending upon what the message is and may or may not send a command back to the card reader via the enable line 26.

A go relay 71 is coupled to a door latch device by the lines 34. The lines 34 can be coupled to relay contacts or other switching devices to provide an interruptible current flow path to control whether the door latch is in a locked or unlocked state. The go relay is also coupled to the driver 70 by a switching line 72. The switching line controls the state of the go relay and thereby controls the state of the door latch device. The switching line is addressable by the microprocessor 66 through the driver 70 such that the microprocessor 66 controls the state of the go relay 70.

The microprocessor 66 is also coupled to a card reader coil circuit 74 by the bus 64. The card reader coils 74 consist, in the preferred embodiment, of a plurality of coils coupled to the address and data line of the bus 64 and physically arranged so as to individually magnetically interact with a plurality of magnetized spots on a card inserted in the card slots 42 or 32. The microprocessor

66 can individually address and read each coil in the card reader coil circuit 74 to determine the data in the magnetic spots on the card. The details of the card reading coil circuit are known to those skilled in the art and are not critical to the invention.

5

10

15

20

25

30

35

The microprocessor 66 is also coupled to an optional display 40 by the bus 64. In readers which are being used for time and attendance functions, i.e., as time clocks, it is desirable that the time of day be displayed externally for the benefit of workers who are lined up and waiting to put their cards into the reader 24 to start or end their work shifts. The display 40 can be any conventional display, and the details of its construction are not critical to the invention:

The microprocessor 66 is also coupled to a random access memory (RAM) board 78. The RAM board 78 contains a RAM buffer memory -80, a battery backup system comprised of a battery 82 and a power fail detect circuit 84. power fail detect circuit 84 monitors the unregulated D.C. voltage derived from the A.C. power line and connects the battery 82 to the power terminals of the RAM buffer 80 when the A.C. line power fails so as topreserve the data stored in the RAM 80. The RAM 80 is selected by the microprocessor 66 through connection of a decoder 86 to the address and control lines of the bus-When the microprocessor 66 wishes to write a word in RAM 80, the microprocessor generates the proper address to select the RAM 80 and places it on the bus 64 thereby enabling the RAM 80 through the decoder 86. data to be written into the RAM 80 is then placed on the data lines of the bus 64.

A delayed transmission buffer 88 is also coupled to the microprocessor 66 through the bus 64. The purpose of the delayed transmission buffer 88 is to store data read from the magnetic cards during times when communication with the central controller 20 are lost. A CCM/COM board 90 is also coupled to the microprocessor 66 by the bus 64. The purpose of the CCM/COM board 90 is to monitor the condition of an alarm device or devices external to the card reader and to generate data indicating the condition of the alarm devices for transmission to the central controller. The CCM/COM board 90 also can receive data from the central controller which causes a switch closure on the CCM/COM board. This switch is coupled to an emergency device by the lines 38. The alarm contacts are coupled to the CCM/COM board 90 by the lines 30.

5

10

15

20

25

30

35

When the card reader is being used for a time and attendance function, the In and Out buttons 44 and 46 are used to tell the card reader whether the cardholder wishes to enter or leave an area. The In and Out buttons 44 and 46 are coupled to the MUX 60 in the switch and relay board 62 by the line 92.

A red and a green indicator LED, represented by block

97 are each coupled to the MUX 60 by the bus 96. The

LED's are used by the microprocessor 66 to signal whether ——

authorization has been granted or denied.

The microprocessor 66 is coupled to a feature memory = 98 and to a program memory 100 by the bus 64. The program memory 100 stores the instructions for the microprocessor 66 and the feature memory 98 stores data indicating which -- options are in effect for the microprocessor 66.

Referring to Figure 3, there is shown a circuit diagram for the isolation board 54—in Figure 2. The data lines 28 are coupled to the collector and emitter of a transistor 106 in the optical isolator 102. The light emitting diode 108 of the optical isolator 102 is coupled across the TX data lines 58. When the current is flowing in the TX data lines 58, the LED 108 is energized and emits light causing the transistor 106 to assume one of its two switching states. The opposite state is assumed when the LED 108 is de-energized.

The enable lines 26 are coupled through a noise suppression circuit 110 to the LED 112 of an optical isolator 116. The transistor 114 of the optical isolator has its collector and emitter coupled to the RX data lines 56. In the preferred embodiment, the optical isolator 116 is a Monsanto MCT2. The optical isolator 102 is a Monsanto 4N33.

5

10

15

20

25

30

35

The details of the circuit of the switch and relay board 62 are given in Figures 4 A and B which are a logic diagram of that board. The RX data line 56 is coupled to the data input D1 of the multiplexer 60A. A resistor 59 couples a +5 volt supply to the line 56 to positively clamp it at a logic 1 level except where the transistor 114 on the isolation board clamps the line 56 to ground potential. . The other data inputs of the multiplexer 60A are coupled to other data channels. For example the card reader coil circuit 74\_is coupled to the DØ input of the multiplexer 60A by a line 57. The coil detect signal line 57 carries the data from each coil in the card reader coil circuit 74 -as it - is addressed by the microprocessor 66. The out switch 46 and the in switch 44 are coupled to the D2 and D3 inputs respectively by the lines 118 and 120.

A multiplexer 60B has its data output coupled to the D7 data line 63. The data inputs of the multiplexer 60B

are coupled to various data channels. The XO data input is coupled by the line 128 to a "tamper" switch (not shown). The tamper switch is physically situated so as to change states when the faceplate of the card reader is removed causing an alarm message to be transmitted to the controller 20. The X1 data input is coupled to a "card in" switch (not shown). The "card in" switch is situated so as to change states when a card is inserted in the card slot. By periodically checking the condition of these two switches, the microprocessor 66 can tell whether tampering is occurring or whether there is a card to be read in the card slot.

There are three groups of eight switches on the switch and relay board 62. A time offset group of switches 136 —— is comprised of 8 switches 136A-H which are used to set a binary number representing the number of minutes of time offset at the local card reader. In those cases where the local card reader is in a different time zone than the central controller 20, the switches 136 are set for the number of minutes by which the local time at the card reader differs from the time at the central controller.

A second group of switches 138 has several purposes.——
The switches 138A-D are used to set the amount of time that the unlock signal on the lines 34 to the door latch device causes the door latch to remain unlocked.— The switches 138A-D also determine the time of energization of a No Go relay 166 and the time the red and green LEDs (not shown) in the block 97 in Figure 2 are energized during certain times in the operation. The switch 138E is used to signal whether a 12 hour or 24 hour time display format is desired. The switch 138F is used to enable and disable the buffer RAM 80 as an option. The switches 138G and H are not used.

The switches 140 are used by the customer to set the system code. The system code is one of the items of data which is magnetically stored on each cardholder's card.

When the card reader makes the authorization decision locally without consulting the central controller 20, it is the system code stored on the switches 140A-H which is compared to the system code on the cardholder's card to determine if authorization will be granted.

5

10

15

20

25

30

35

switches 136. 138 and 140 are individually addressable by the microprocessor 66 through multiplexers 60A and 60B and a decoder 140. The decoder 140 has address inputs 142 coupled to the address lines in the bus 64. The address supplied on the lines 142 is converted in the BCD to decimal decoder 140 to a logic zero signal on one of the output lines 0-6 which comprise Each of lines in the bus 144 is coupled to one a bus 144. terminal of a plurality of switches in the switch groups ---When the group address appears on the . \_ 136, 138 and 140. address lines 142, one of the outputs in the bus 144 goes low thereby activating that group. The other terminal of each switch is coupled to the cathode of a diode which has its anode coupled to one of the X0-X3 inputs of the multiplexer 60B\_via\_the lines\_132,\_134,\_130,\_128,\_146 or \_\_\_\_ All of the X0-X3 inputs are also coupled to a + 5--volt supply through the resistors 150, 152, 154 and 156. The X0-X3 inputs will be held in a logic one condition except if the line coupling that input is also coupled to a group of switches of which one has been enabled by a -logic zero from the decoder 140 and the switch is closed.

The groups of switches coupled to the X0-X3 inputs of the multiplexer 60B intersect—with the groups connected to the bus 144 such that for any particular output of the decoder 140 which has been enabled, and for any particular input of the multiplexer 60B which has been enabled, only one switch is coupled to both enabled lines. Thus—the—microprocessor 66 can individually read each switch in the groups 136, 138 and 140 by changing the address signals on the address lines of the bus 64.

The multiplexer 60B has its inhibit line grounded by the line 158 and its disable input held high by connection through a resistor 160 to a +5 volt supply. The disable input is pulled low to take the D7 output out of the high impedance state when the signal  $\overline{CSSW}$  is true on the line 162. The line 162 is coupled to a decoder on the reader CPU board 67 which is coupled to address and control lines of the microprocessor 66 in the bus 64.

5

10

15

20

25

30

35

Data to be transmitted to the microprocesser 66 is placed on the Tx data line 58 by a driver 70. The driver 70 also has several other outputs. For example, the output line 164 can be connected to an optional No Go relay 166. When the line 164 is grounded by the driver 70, a +5 volt supply coupled to the other terminal of the coil of the No Go relay 166 causes current to flow through the relay coil, thereby energizing it and causing the electrical conditions on the lines 168 coupled to the relay contacts to change.

In the preferred embodiment, the decoder 140 is a 74145 type TTL decoder such as made by Signetics, the MUX 60A is a 74LS 251 type multiplexer such as is made by Texas Instruments, the MUX 60B is a MC14512, (CMOS type decoder such as is made by Motorola, and the driver 70 is an NE590 type amp driver such as made by Signetics.

An output line 96 from the driver 70 is coupled to the GO LED (not shown) to energize it when authorization to access has been granted. An output line 72 from the driver 70 is coupled to a terminal of the coil of a GO Relay 71. When the driver 70 grounds the line 72, a +5 volt supply coupled to the other terminal of the relay coil energizes the coil, causing the relay contacts to change the condition on the lines 34 coupled to the door locking device.

The driver 70 has a data input, the DØ data bit on the line 68, and it has address inputs on the lines 172. The address inputs 172 are coupled to the microprocessor 66 by

the bus 64. The address at these inputs determines which of the outputs of the driver 70 will be coupled to the data input 68. The microprocessor 66 can thus write a logic 0 or 1 to any of the outputs of the driver 70 by controlling the address on the lines 172 and the data on the data input line 68 which is coupled to data bit zero of the bus 64. The chip enable and clear inputs are coupled to decoder 250 of Figure 6C and a gate 282 in Figure 6B by the signal lines CSOUT and RST.

5

10

15

20

25

30

35

Referring to Figure 5, there is shown a circuit diagram of the RAM buffer and power fail detect board. The RAM buffer 80 has address lines 174 which are coupled to the address lines of the microprocessor 66 in the bus 64. Data inputs and outputs 176 are also coupled to the microprocessor 66 data lines in the bus 64. A write enable line 178 is coupled to a control line in the bus 64 from the microprocessor 66 to control whether the RAM buffer 80 is reading or writing data through the data lines 176 to the address specified on the lines 174.

A chip select line 180 is coupled to a decoder 86. The decoder 86 has a VMA signal input line 184 coupling one input of a NOR gate 182 to a VMA control line of the microprocessor 66 in Figure 6B. The VMA signal is true when there is a valid memory address on the address lines Because the other input to the NOR gate 182 is grounded, the NOR gate 182 serves as an inverter with the output on the line 186 false when a valid memory address is present on the address lines 174. The resistor 188 couples a positive voltage supply to the VMA input of the gate 182 to hold it at logic one except when VMA is The VMA signal on the line 184 is a control signal from the CPU 66 which indicates when a valid memory address exists on the address lines of the CPU. A NOR gate 190 has one input coupled to the output of the NOR gate 182 and the other input coupled to a

CSRAMØ signal from a decoder 248 in Figure 6C. The CPU 66

can cause CSRAMB to be true, i.e., logic zero, and can assert VMA on the line 184. This causes two logic 0's at the inputs of the NOR gate 190 and a logic 1 appears on the line 194. This logic 1 is inverted in a NOR gate 196 and appears as a logic 0 on the line 198.

5

10

15

20

25

30

35

A NOR gate 200 serves to gate a power fail detect signal on a line 202 from a power fail detector 84 through to the chip select input at pin 18 of the RAM buffer 80 if power fails. When power has not failed, however, the signal on the line 198 controls whether the RAM 80 is selected or deselected. Normally, the signal from the power fail detector 84 on a line 20 is a logic 0 indicating no power failure. When the signal on the line 198 is a logic 0, the RAM 80 is selected because the signal on the line 204 is a logic 1 which is inverted by a NOR gate to assert the CS signal on the line 180 at logic zero thereby enabling the RAM buffer 80 to read and write data.

A RST signal on a line 208 comes from a reset circuit on the reader CPU board which will be described below. The RST signal is a logic 0 at power up but becomes logic 1 1.2 seconds later as will be explained in connection with Figure 6B. A NOR gate 210 inverts this signal such that its output line 212 which is coupled to one input of a NOR gate 214 is normally low after power has been on for 1.2 seconds.

The NOR gate 214 has its other input coupled to the output of a comparator 222 in the power fail detect circuit 84. The comparator 222 has its inverting input 224 coupled to a voltage reference of approximately 5.3 volts when the power has not failed. The line 224 is held at this reference level by the voltage divider effect of the resistors 228 and 226 which couple a +12 volt D.C. supply of line power to ground.

The non-inverting input 230 of the comparator 222 is coupled to a 3.6 volt reference source derived from

battery power. This reference voltage is generated by a resistor 232 which couples a battery 82 (not shown) to ground through a zener diode 234. The zener has a 3.6 volt breakdown voltage, and has its cathode coupled to the line 230. The comparator 222 has a resistor 236 coupled between the output and its non-inverting input to provide positive feedback. The output on the line 216 will be a logic 0 as long as the power has not failed. When the power fails, the battery reference on the line 230 exceeds the voltage on the line 224, and the output on the line 216 rises to a logic 1 level indicating power has failed.

5

10

15

20

25

30

35

The logic 1 on the line 216 with the logic zero on the line 212 causes the NOR gate 214 to lower its output on the line 218 to a logic zero. This 0 on the line 218 is inverted to a 1 on the line 202 by the NOR gate 220 which causes the output of the gate 200 to change to a 0, thereby deselecting the buffer 80 if it was in a selected condition. When the RAM buffer 80 is deselected, no data may be written into or read out of the buffer. The power input 238 of the RAM buffer 80 will be coupled through any known switching mechanism 240 to the battery 82 (not shown) via a line 242 upon power failure.

Referring to Figures 6A, 6B, and 6C, there is shown a reader CPU circuit diagram of the board. microprocessor 66 is coupled to a feature memory 98 by data lines 240 and address lines 242. The feature memory contains data regarding which options are incorporated into the card reader. The microprocessor 66 is also coupled to a program memory 100 by the data lines 240 and the AØ-A4 address lines 242. The enable inputs of the memories 100 and 98 are coupled via the lines 244 and 246 to the microprocessor's address lines 242 through decoders 248 and 250, respectively, in Figure 6C. A clock 252 generates timing signals for the IRQ and NMI inputs on the lines 254 and 256, respectively. The details of the construction and operation of the clock and of the feature

and program memories will be appreciated by those skilled in the art. Any mechanism which generates signals periodically on the lines 254 and 256 will suffice for purposes of the invention.

5

10

15

20

25

30

35

The microprocessor 66 executes the instructions which are stored in the program memory 100. Within the program, will be described below. there are which accomplish various housekeeping subroutines The IRO and NMI inputs on the lines 254 and 256 cause vectoring to certain of these subroutines. example, the IRQ line 254, when asserted true, will cause the program control of the microprocessor 66 to be routine which reads all the switches vectored to described herein.

When the NMI line 256 is asserted true, the microprocessor 66 is vectored to a transmit routine which transmits data to the central controller 20 via the Tx data lines 58 and data lines 28.

The microprocessor 66 must be reset to the beginning of the program upon the initial application of power to \_\_\_ the circuit. A power on reset-circuit 254 accomplishes this purpose. - A: comparator 256 has its non-inverting input 258 coupled to a reference voltage defined by a resistive voltage divider comprised of the resistors 262 and 264 coupling the power supply to ground. inverting input 260 is coupled to one terminal of a capacitor in an RC circuit comprised of a resistor 266 and a capacitor 268. When the power is first turned on, the capacitor 268 acts as an initial short to ground and the voltage on the line 258 will exceed the voltage on the line 260, and the output of the comparator 256 on the line 270 will be a logic 1. The line 270 is coupled to the input of a NOR gate 272 which acts as an inverter. resistors 274 and 276 serve as a voltage divider to hold the line 270 in a logic 1 condition except when the comparator 256 asserts the line 270 lowThe logic 1 at power up on the line 270 is inverted once in the NOR gate 272 and again in a NOR gate 278 to become the PONCLR signal on the line 280.

5

10

15

20

25

30

35

As the voltage on the capacitor 268 rises, it exceeds the voltage on the line 258 at a time determined by the values of the resistor 266 and the capacitor 268. this happens, the 1 on the output line 270 changes to a 0 and line 280 follows suit. The initial 1 on the line 280 is communicated to the reset line 284 of the CPU 66 as a 0 by passage through a NOR gate 282. The other input to the NOR gate 282 is a line 286 from a deadman reset circuit The line 286 is normally a logic 0 except when there is a problem, as will be described below. With the line 286 normally logic 0, the initial logic 1 on the line 280 inverted by the NOR gate 282 and resets the microprocessor 66 to the beginning address Thereafter, the line 280 goes to a logic 0 and \_\_ program. stays there.

The deadman reset circuit 288 serves to reset the microprocessor 66 in case there is a software problem.

Normally, the deadman reset circuit 288 will attempt to reset the microprocessor 66 periodically unless the software gives a trigger signal "D/M trigger" on the line 290. Thus if for some reason the signal D/M trigger does not occur, program control is lost, and the deadman reset circuit will cause the program counter to be reset to the beginning program location.

The manner in which the deadman reset function is accomplished is through the use of two retriggerable monostable multi-vibrators 292 and 294. The one shot 292 has its B and clear ( $R_{\rm D2}$ ) inputs coupled to a +5 volt source through a resistor 296 and are therefore always in a logic 1 state. The 0 output on the line 298 is normally low until a negative transition occurs on the D/M trigger line 290, at which time the 0 output line 298 goes to a logic 1 state for a time determined by the values of the

resistor 300 and the capacitor 302 coupled to the external RC circuit terminals. However, the pulse time established by the resistors 300 and 302 is longer than the period of the D/M trigger signal. Thus, the output line 298 will not return to zero after the initial trigger pulse because the D/M trigger signal on the line 90 continues to retrigger the one shot 292.

The signals on the lines 298 and 280 are coupled to the inputs of a NOR gate 304. The output line 306 of the NOR gate 304 is coupled to the clear input of the one shot 294. The B input of the one shot 294 is held in a logic 1 condition by connection to a +5 volt supply through the resistor 296. The A input of the one shot 294 is coupled by a line 308 to the clock 252 and carries a 600 hertz-clock signal.

After the initial power up period, the NOR gate 304 will have a logic 0 at the input coupled to the line 280 and a logic 1 at the line 298 input unless the D/M trigger signal on the line 290 does not occur. The output line 306 will remain in a logic 0 state at all times which causes the one shot 294 to ignore all signals at the A and B inputs. However, if the D/M trigger signal on the line 290 fails to occur on schedule, indicating some problem with the program execution, the one shot 292 will time out and enable the one shot 294. The clock signal on the line 308 will then trigger the one shot 294 causing a logic 0 to 1 transition on the line 286. This causes the line 284 to drop from logic 1 to 0 and resets the microprocessor -66.

Referring to Figure 6C, there is shown a logic diagram of the decoder circuitry which forms part of the decoder 86 in Figure 2. The decoder chip 248 has its select inputs coupled to the AI2-AI4 lines of the address bus 242 of the microprocessor 66. The G1 enable input 310 is coupled to the \$2 output from the microprocessor 66 which is the clock signal for the rest of the system. The G2A

enable input low by virtue of being coupled to a logic 1 through a resistor 312 and an inverter 314. The G2B input is coupled to the power on clear signal PONCLR on the line 280.

5

10

15

20

25

30

35

The decoder 250 has its A and B select inputs coupled to the address bus 242 and its C select input coupled to the R/W signal from the microprocessor 66. The G1 enable input is coupled to the \$\mathscr{g2}\$ clock signal from the microprocessor 66, and the G2A enable signal is connected to the Y\$\mathscr{g}\$ output from the decoder 248. The G2B enable input is coupled to the A7 line of the address bus 242 from the microprocessor 66.

Both the decoders 248 and 250 are 74L5138 one of eight decoders such as are manufactured by Texas-Instruments.——The outputs of the two decoders 248 and 250 are coupled to the various chip select inputs in the system as labelled in Figure 6C. -By writing the proper—addresses on the address lines 242, the microprocessor 66 can enable any chip in the system needed for a particular operation.

Turning to Figure 7 there is shown a logic diagram of the CCM/COM board 90-in Figure 2.— A plurality of alarm contacts are connected—to the board by a plurality of wire pairs together comprising the bus 30. Each pair in the bus 30 is energized by connection of one of the lines through one of the resistors 313-320 to a 5-volt power supply. The other line from the pair is coupled through a parallel RC noise suppression circuit to the anode of the diode in one of the optical isolators 321-328. The diodes are energized as long as the external contacts coupled to the wire pairs are closed.

The transistors in the optical isolators have their collectors coupled to a +5-volt regulated power supply through one of the resistors in the resistor block 329. The collectors are also coupled to the data channels of a multiplexer 330 which is typically a 14512B type multiplexer such as is made by Motorola. The data input

of the multiplexer is coupled to the D7 data line 63 of the microprocessor 66. The select inputs 332 are coupled to the A0-A2 address lines of the microprocessor 66 such that the microprocessor can individually read each external contact condition through the D7 data line 63.

The microprocessor 66 is programmed to periodically check the condition of each of the external contacts coupled to the bus 30. After the contact is read, the microprocessor 66 operates on a flag to indicate the status of the alarm contact corresponding to that flag. The flags are address positions in a RAM memory 334 which can be a 6116 type CMOS static RAM such as is made by Hitachi. The address inputs of the RAM 334 are coupled to the address lines 242 of the microprocessor 66, and the data I/O ports of the RAM 334 are coupled to the

data lines 240 of the microprocessor 66. The  $R/\overline{W}$  input line 335 of the RAM 334 is coupled to the  $R/\overline{W}$  control signal from the microprocessor 66 to control the direction of the data flow on the data lines 240.

The chip select input line 336 of the RAM 334 is coupled to the Y3 output of a decoder 338 which has its A and B select inputs coupled to the VMA control signal line 184 and A11 address line respectively of the microprocessor 66. The enable input signal CSRAMO on the 25 line 192 for the decoder 338 is coupled to a chip select output from the decoder 248 in Figure 6C such that the microprocessor 66 can enable the RAM 334 by enabling the decoder 338 and writing the proper bit on the A11 line of the address bus.

Only two outputs from the decoder 338 are used so only one address bit is needed to specify which output is active. The other output on the line 342 is coupled to the chip select input 342 of a relay driver 344. This

driver 344 has three address inputs 346 which are coupled to the address lines of the microprocessor 66. The relay driver also has a data line 348 coupled to the buffered DØ data line of the microprocessor 66 through a 74L504 buffer 349 on Figure 6C. The relay driver 344 has an output 350 which is coupled to the coil of a COM relay 352. When the microprocessor 66 selects the relay driver 344, and writes the proper address on the lines 346, the line 348 will control the state of the line 350, thereby controlling the state of the relay contacts 354.

10

15

25

Turning to Figures 8A and 8B there is shown a logic diagram of the circuitry of the delayed transmission buffer 88 of Figure 2. A battery backup circuit 356 in Figure 8Bserves to protect the information in the RAM chips shown in Figure 8B. Each of the RAM chips is a 6116LP-4 CMOS static RAM such as is manufactured by Hitachi. The +5-volt line supply voltage on the line 358 normally causes a forward bias on the diode 360 and the +5 volt signal is thus coupled to the output line 362. However, when the power fails, the positive voltage on the line 364 from the battery 366 exceeds the voltage on the line 358 which causes a reverse bias on the diode 360. The diode 368, however, will be forward biased such that the battery power will be coupled to the line 362 to keep the information in the RAM intact.

A series of decoders 370-372 are coupled to the A11 line of the address bus 242. These decoders are 74L5139 one of four decoders in the preferred emboiment. The decoders have outputs 373-378 which are coupled to the chip select inputs of the 6 RAM chips of Figures 8B through a power fail detect circuit 382. Each decoder has its B enable input coupled to the VMA output 184 from the microprocessor 66 to enable the decoder to read the A11 bit when the decoder has been enabled. The decoders 370-372 are enabled by enable signals on the lines 379-381 coupled to the decoder 248 in Figure 6C. A power fail

circuit 382 senses when the line power represented by the voltage on the line 358 has failed by comparing the voltage at node 386 maintained by the line to the voltage at a node 388 maintained by the battery 366. A comparator 390 changes the state of its output 392 when the battery voltage at the node 388 exceeds the line voltage at the node 386. The comparator is a National LM311 in the preferred embodiment.

5

10

15

20

25

30

35

The chip select signals on the lines 373-378 are individually coupled through 74L532 OR gates 393-398 to the chip select inputs of the RAM chips in Figure 8B. Each chip select input is also coupled through the OR gates 393-398 to the output 392 from the comparator 390 such that when the comparator finds a failure of line power, all the RAM chips in Figure 8B will be deselected so as to maintain the integrity of the data.

The connections and functioning of the RAM chips of Figure 8B will be apparent to those skilled in the art.

Data from the microprocessor 66 is input and output on the lines 240 to and from the addresses on the lines 242.

Turning now to Figure 9 there is shown a flow diagram of the steps taken by the card reader in performing a time and attendance function. In this function, the card reader reads cards and locally authorizes entry or departure based upon the system code on the card without consulting the central controller and stores the data for each transaction with the local time for later reporting to the central controller.

In an initiatization step 410, the microprocessor CPU 66 clears the RAM 80 on powerup. Thereafter, the CPU 66 transfers on the path 412 to the executive routine 414 where several housekeeping functions are performed. One of these functions is to check for the presence of a card in the card slot. This function is represented by the transfer on the path 417 to the state 413 where the card switch is checked via the line 130 and the MUX 60B in

Figure 4 to determine if there is a card in the card slot. If no card is in the slot, the CPU returns to the executive routine 414 by the path 416. In the executive routine, certain basic tasks are performed. For example, the CPU checks whether a command from the central controller 20 has been received, whether a poll from the central controller needs to be acknowledged or whether there is a request for time from the local controller. Periodically, the CPU returns to the state 413.

10 If a card was found in the card slot, the CPU transfers to a decision state 418 along the path 420 to determine if the system code on the card in the slot matches the system code set on the switches 140 in Figure 4. To do this, the CPU 66 individually addresses the reading coils in the card reader 74 in Figure 2 via the bus 64. The data from each coil is transferred to the CPU 66 via the coil detect\_line\_57, MUX\_60A, D7-line 63 and the bus 64 in Figure 2.

authorization state 422 via the path 424. In this state, the CPU causes the display 40 in Figure 2 for a presettime to blink-in a manner known-to those skilled in the art and turns on the red LED in the LED block 97 in Figure 2 for a preset time via the line 96, the driver 70, the DØ line 68 and the bus 64. The CPU 66 then returns the executive state 414 via the path 423.

If the system code matches, the CPU 66 transfers to a buffer full decision state 424 via a path 426 to determine if there is room in the RAM buffer 80 in Figure 2 to store the present transaction. If the buffer is full, the CPU transfers to a state 427 via a path 428 to ignore the card and display a message on the display 40 in Figure 2 indicating that the buffer is full. The CPU then transfers back to the executive state 414 by the path 430.

If the buffer is not full, the CPU transfers to an authorization state 432 by a path 434. In the

authorization state the CPU performs 5 tasks. First the ID code from the magnetic card is stored in the buffer 80 along with the time of day in states 436 and 438. Then the Go relay 71 in Figure 2 is energized for a preset time via the bus 64, the DØ data bit line 68, the address line AO-2 and the driver 70. The Go relay is energized for the time set by the switches 138 in Figure 4 so they must be read via the multiplexer 60B and the D7 data bit line 63.

Finally, the green LED in the LED block 97 in Figure 2 is turned on for a preset time via the line 96 and the CPU displays a "Go" message in the display 40 as represented by the states 442 and 444. The CPU 66 then returns to the executive state 414 via the path 446.

Turning to Figure 10 there is shown a flow diagram of 15 the steps which are taken to transmit the data in the buffer 80 to the central controller 20. The steps of Figure 10 are taken each time a poll signal comes in from -the controller 20. The CPU normally operates in an executive mode symbolized by the state 441 in Figure 10. The executive jumps to various subroutines which perform housekeeping and command - scan functions as mentioned These subroutines are symbolized by the state earlier. One of the functions is to periodically check for the presence of a poll signal from the controller 20 in The poll signal is sent periodically to each Figure 1. card reader in the system via the enable pair 26 coupled that card reader. The check for the presence of a poll signal is symbolized by the state 447 in Figure-10. poll has been received, the CPU returns to its other housekeeping functions in the state 443 via the path 449.

If a poll has been received, the CPU will check an internal counter which is incremented each time a transaction is stored in the buffer 80. This operation is symbolized by the block 451 in Figure 10. If the count is non-zero, then, the CPU knows that there is data in the buffer 80 which needs to be transmitted to the central

contoller 20. Transfer is then made to a state 448 by a path 450. If the count is zero, the CPU returns to its other functions because there is no data to transmit. This transfer is symbolized by the path 453.

In the state 448, the CPU determines if the buffer option data is present in the feature memory 98 in Figure If the feature is present, the CPU will retrieve the data for one transaction from the buffer 80 and transmit to the central controller 20. This operation 10 symbolized by the state 454 in Figure 10 and accomplished by addressing one of the transactions in the buffer 80 and reading the data there by the bus 64. data is then converted to serial format in the CPU 66 and sent via the DØ data bit line 68 to the driver 70 in 15 Figure 2. The driver then places the data on the Tx data lines 58 and it is sent through the optical isolator board 54 onto the data line 28 to the central controller 20. The CPU then returns to the executive routine via the path 456.

If the buffer option is not present, the CPU 66 will transfer to a state 460 by a path 458 where it checks for the presence of a card in the card slot. If there is a card in the card reader, the card data will be read by the CPU 66, converted to serial format and transmitted to the central controller 20. This step is symbolized by the block 462. Control is then returned to the executive.

If there is no card in the reader, the CPU will transfer to the state 464 via the path 466 to determine if there is a time request pending. The card readers which and have the time and attendance function keep the local time but periodically request the time from the central controller so as to synchronize the local time with the central controller time. If there is a time request pending, the card reader will ask the time of the central controller 20 as symbolized by the state 466 and return to the executive via the path 468.

If no time request is pending, the CPU will acknowledge the poll as symbolized by the state 470 and return to the executive routine by the path 472.

Turning to Figure 11, there is shown a flow diagram of the time offset routine performed by the CPU 66 to keep track of the local time from the central controller time when the central controller is in a different time zone from that of the reader.

The first step in the process is to read the offset switches 136 in Figure 4 through the MUX 60B. The value of those switches is stored in RAM at a specific address. This is done 600 times per second in the state 474.

Next, the CPU 66 converts the data in the RAM switch data address to minutes and hours of offset. The data from the 8th switch determined whether the offset is positive or negative while the first 7 switches provide a binary number representing up to 127 minutes of offset. Any number of switches could be used, however. This is symbolized by the states 476 and 478.

Finally, the local time is offset in a state 480 and stored in a local buffer offset time address. Control is then returned to the executive routine.

Referring to Figure 12 there is shown a flow diagram for the steps taken by the CPU 66 in handling transactions during a degraded mode when communication with the central controller 22 is lost. The block 415 symbolizes the executive routine. The background block 443 symbolizes all the routine housekeeping checks and functions that the card reader does when it is not doing one of the foreground routines to handle certain conditions the CPU discovers during the executive routine. Part of the normal executive routine is to check for the periodic appearance of a poll signal from the central controller.

This check is symbolized by the block 490. This function is implemented by the CPU 66 in determining whether a poll

signal has arrived in the preceding 30 seconds. If a poll signal has arrived during the last 30 seconds, then there is no degraded mode and the CPU 66 determines what type of command has been received, if any, and processes the command as symbolized by the block 492. Control is then returned to the executive routine by the path 494.

If a poll signal has not arrived during the preceding 30 seconds, the card reader CPU 66 knows that something is wrong and enters the degraded mode. This is symbolized by the path 496. The first step is to determine if there is a card in the reader slot. This step is symbolized by the block 500. If there is not a card in the reader, control is returned to the executive background loop 443 as symbolized by the path 498.

10

If there is a card in the reader, the CPU 66 addresses the feature memory 98 in Figure 2 to determine if the buffer option is present. This is symbolized by the block \_\_\_\_\_\_\_ 502 in Figure 12.

of transactions during the degraded mode will occur.

However, it is still possible to authorize or deny access to a card holder based upon the system code that is on his card without storing the I.D. code and time of day in a buffer. To determine whether or not to do this, the CPU 66 must again address the feature memory 98 to determine whether the degraded mode option is present. This operation is symbolized by the block 504 in Figure 12. If the degraded mode option is not in effect, the CPU returns to the background loops 443 by the path 506.

If the degraded mode option is present, the CPU reads the system code on the magnetic card in the reader slot via the card reader coils 74 and then reads the switches 140 in Figure 4. The CPU 66 compares the system code on the card to the system code on the switches for a match.

This comparison is symbolized by the block 508 in Figure 12.

If there is no match, the CPU 66 turns on the red LED for a time set by the switches on the switch and relay board 62 in Figure 2. This indicates no authorization as symbolized by the state 510. The CPU 66 then addresses the feature memory 98 to determine if the no go option is in effect, as symbolized by the state 512. If it is not in effect, the CPU 66 returns to the background loops 443 via the path 514. If the option is in effect, the CPU addresses the no go relay 166 in Figure 4 through the driver 70 by placing the proper address on the lines 172 and writing a logic 1 on the buffered DØ data bit line The no go relay 166 is thereby energized for a time set by the switches on the switch and relay board 62, and whatever external device that is coupled to the no go relay contacts through the lines 167-will be signalled that an unauthorized person has attempted an entry. operation is symbolized by the block 516 in Figure -12.

If the system code on the switches match that on the card, the CPU 66 energizes the green LED in the LED block 97 of Figure 2 for a predetermined time. The CPU 66 also energizes the go relay 71 in Figure 4 for a time set by the switches 138. This is done in a similar manner to that just described for the no go relay. This operation is symbolized by the block 518 in Figure 12. Control is then returned to the background loops 442 via the path 520.

Returning to the state 502 in Figure 12, if the buffer option is present, the CPU 66 checks its internal counter to determine if the buffer 88 in Figure 2 is full of transaction data. This is symbolized by the block 528 in Figure 12. If the buffer is full, the CPU 66 ignores the card and transfers back to the background loops 443 as symbolized by the path 531 through the state 522.

If the buffer is not full, the CPU 66 will read the system code switches in Figure 4 and the system code data on the card and compare them as symbolized by the block

530. If there is no match, the red LED in the LED block 97 in Figure 2 will be turned on for a time as symbolized by a transfer to the state 510 via the path 532 in Figure 12. Processing from the state 510 will continue as previously described.

If the system code does match, the CPU will store the I.D. code from the card along with the local time in the delayed transmission buffer 88 of Figure 2 as symbolized by the block 533. The green LED and Go relay are then energized for a preset time in state 518.

10

15

20

25

30

The buffer 88 is unloaded one transaction at a time when communications are restored. Referring to Figure 13, there is shown a flow diagram of the manner in which the CPU unloads the buffer. During the executive background routine, the CPU 66 continually checks for the presence of a poll signal from the central controller. When a poll finally arrives, the reader knows that communications have been restored. This monitoring function is symbolized by the block 540 in Figure 13. If no poll has arrived, the CPU returns to its other background functions as:

symbolized by the path 542.

If a poll has arrived, the CPU 66 will check to see if ==== any higher priority messages are waiting to be sent as symbolized by the block 544. If there is such a message, it is sent, as symbolized by the block 546, and control is returned to the background routine of the executive.

If no higher priority message is waiting, the CPU 66 will determine if there are any transactions stored in the buffer waiting to be sent as symbolized by the block 548. This is done by consulting the internal counter in the CPU 66 to determine how full the buffer 88 is. If no data, is in the buffer 88, the CPU determines whether there is a time request pending as symbolized by the block 550. If there is, the CPU 66 moves to the state 552 to request the time from the central controller and then returns to the executive routine. If there is no time

request pending, the CPU 66 will acknowledge the poll in a state 554 and return to the executive routine.

Returning to the state 548 in Figure 13, if there are transactions in the buffer 88 to be sent, the CPU 66 will 5 retrieve one transaction data group, format it for serial transmission and transmit it in the manner previously discussed, using the DØ data bit line 68, the driver 70, the address lines AO-2, the Tx data lines 58 and the isolation board 54. The format for the transmission in the preferred embodiment is a header identifying the type of reader with the data, followed by a condition code indicating the type of transaction that has retrieved. Following the condition code, the I.D. data from the card is sent along with the time of day when the 15 transaction occurred. These steps are symbolized by the Any format for transmission will do, \_. however. Control = is then -returned\_ to the executive = == routine.

Turning now to Figure 14, there is shown a flow diagram of the steps the card reader CPU 66 takes in monitoring the alarm contacts connected to the lines 30 from the CCM/COM board 90. The routine illustrated—in Figure 14 is executed by the CPU 600 times per second and is intended to sense the condition of the flags which symbolize the state of the alarm contacts. The first step is to read a CCM flag N to determine the last state of the flag. This step is symbolized by the block 560 in Figure 14. To do this the CPU 66 picks the address for the flag N in the RAM 334 of Figure 7 and writes that address on the lines 242 after selecting the RAM with the All and VMA lines coupled to the decoder 338 to drive the line 336 low. The R/W input of the RAM 334 is driven to the read state by the microprocessor 66 in Figure 6A.

There are four possible states for the flag symbolizing the state of its corresponding alarm contact. The flag can show "open and reported", "closed

and unreported", "open and unreported" or "closed and One 8 bit byte is used to symbolize these reported". states.

If the flag shows "closed and reported", the CPU 66 must know whether the alarm contact N has changed status indicated by the flag last state as Therefore, the CPU 66 causes the alarm contact N to be This step is represented by the transfer on the path 561 to the block 566 and is physically accomplished by selecting the contact N address and writing that address to the multiplexer 330 on the lines 332 in Figure The CPU 66 also enables the multiplexer 330 in any known manner utilizing the CSCCM signal connected to pin 15 of the multiplexer 330. The CSCCM signal can be generated by decoders coupled to the address bus of the CPU 66 or in any other known manner. With the address on the lines 332 set, the multiplexer 330 will-select the one of its outputs X0-X7 for connection to the D7 line coupled to the CPU 66 data bus 64. The CPU 66 can then read the desired contact through one of the optical isolators 321-328. and the second of the second o

10

20

25

35

If the alarm contact N is open, the CPU\_66-knows that the alarm contact has changed its status since the last time it was read and that this fact must be reported. Therefore the CPU changes the state of the flag N to an unreported" status. This operation and symbolized by the transfer on the path 567 to the block Because the status of the alarm 568 in Figure 14. contacts has changed, the CPU 66 must update one bit of the status word that is kept in RAM to indicate the status The status word has one bit for of the alarm contacts. each alarm contact, and the bit for contact N is changed to indicate the most current status. This operation is symbolized by the transfer to the block 570 on the path 569.

After the status word has been updated, the CPU 66 is ready to move on to read the next flag. To do this, N must be incremented. This step is represented by the path 571 to the block 572. After N is incremented, the CPU 66 must know whether it has completed reading all the flags and contacts. To do this, the CPU compares the value of N after it has been incremented to the total number of alarm contacts connected to the lines 30 in Figure 2. preferred embodiment, this number is 7, but it can be any number depending upon how much hardware is available. This comparison operation is represented by the block 574 If N is less than or equal to 7, the CPU in Figure 14. returns to the state 560 by the path 576. If, however, N is greater than 7, the flag reading task is finished and the CPU 66 returns to the executive routine as symbolized by the block 578.

If the flag N had been in the "open and reported" ---state, the CPU would again like to know if there has been
any change of status of the alarm contact associated with
the flag N. - To determine this, the CPU 66 reads the
contact N. This operation is symbolized by the path 582
to the state 584.

15

20

If the contact N is open, there has been no change from its last status and the CPU 66 is ready to read the next flag. N will be incremented and processing continues as previously described. This operation is symbolized by the path 586 to the state 572 previously discussed.

If the contact N is closed, the CPU 66 knows there has been a change in status since the last check. Accordingly, the CPU 66 must set the flag N to indicate the contact N is now closed and unreported. This operation is symbolized by the transfer on the path 588 to the state 90 in Figure 14.

Because there has been a change in the status of one of the alarm contacts, the status word must be updated. This operation is symbolized by the transfer on the path

592 to the state 570. Processing then continues as previously described.

Returning to the state 566, if after reading flag N and finding its status to be "closed and reported", the CPU 66 then reads the contact N and finds that it is still closed, there has been no change in the alarm contact condition since the last reading. Thus there is no need to change the flag status and there is no need to change the status word. Accordingly, the CPU 66 merely increments N as symbolized by the transfer on the path 567 to the state 572. Processing then continues as previously described.

10

15

20

25

If in the state 560, the CPU 66 determines the flag N is either "closed and unreported" or "open and unreported", there is no need to read the alarm contact because the central controller has not yet been notified of the change in status of the alarm contact which caused the flag to be set in either of these two states. Since notification is the first priority, the CPU 66 will merely update the status word to indicate the new status and continue reading the other flags. This operation is symbolized by the transfer on the path 600 to the previously described state 570.

Referring to Figure 15, there is shown a flow diagram of the steps taken by the CPU in reporting the changing conditions on the alarm contacts coupled to the lines 30 to the central controller 20 in Figure 1. The routine shown in Figure 15 is periodically executed when program control of the CPU 66 is transferred from the background tasks of the executive routine represented by the block 602 to the routine of Figure 15.

The first step is for the CPU 66 to read the flag N to determine if it has been reported or is currently in an unreported status. If the alarm contact N change in status has not yet been reported as indicated by an unreported status of the flag N, then the CPU 66 sends a

CCM message to the central controller 20 reporting the changed condition of the alarm contacts N. These operations are represented by the block 604 where the flag N is read and the transfer on the path 606 to the block 608 where the CCM message is transmitted to the central controller. Referring to Figure 2, the CCM message is transmitted by formulation of the serial format message inside the CPU 66 and placing it on the DØ data bit line 68 to drive the driver 70. The address bit lines AO-A2 are held by the CPU 66 at the address which connects the DØ data bit line to the Tx data lines 58. The serial data CCM message then passes through the optical isolators on the isolation board 54 and over the data lines 28 to the central controller 20 in Figure 1.

The next step after transmitting the CCM message is for the CPU 66 to determine if the flag is open or closed to determine whether to change the flag to a "closed and reported status" or an "open and reported status". This step is represented by the transfer to the state 612 by the path 610.

If the flag is open, the CPU 66 transfers to the state 614 by the path 613 to change the flag status to "open and Control is then transferred to the state 602 reported". by the path 616. If the flag is closed, the CPU 66 must 25 change the flag to indicate that the condition has now. been reported. The CPU 66 then changes the flag status to-"closed and reported" status. This is represented by a transfer to the state 620 on the path 618. Control is then returned to the state 602 by a path 622. 30 state 602 processing continues. The CPU 66 then transfers to the state 604 where flag N is again read. This time, the flag N will show that it has been reported so the CPU 66 will increment N. This is represented by the transfer to the state 624 by the path 642. The CPU 66 then  $_{35}$  compares the value of N to the maximum number of flags to be read as represented by a transfer on a path 626 to a

If N is less than the maximum number of flags state 628. the system, control is transferred back to executive via a path 630. The next time the executive jumps to the routine of Figure 15, the CPU 66 will read flag N + 1.

If N is equal to the maximum number of flags in the system, the CPU 66 is finished reading all the flags and need only determine whether the central controller 20 has requested the CCM status word. This determination is represented by a transfer to the state 634 by the path If the central controller 20 has not requested the CCM status word, control is transferred back to the executive via the path 636. If the central controller has requested the CCM status word, the status word is sent as 15 represented by transfer to the state 640 on the path 638. Thereafter, control is returned to the executive via the path 642. And - A control of the control of the

Referring to Figure 16 there is shown a flow diagram of the steps taken by the central controller 20 in Figure 1 to process messages from the card readers regarding changes in the status of the alarm-contacts. The blocks 620, 622 and 624 represent individual -- readers in the system which are coupled to the central controller 20. Each reader has its own data lines, such as data line 28 25 for the reader N, upon which data is transmitted from the reader to the central controller 20. The controller 20 is also coupled to each reader by enable lines, such as the enable line 26 coupled to the reader N, upon which commands are sent from the controller 20 to the reader.

20

30

As represented by the blocks 620, 622 and 624, each reader formulates and sends a number of messages to the central controller.

The messages received by the central controller 20 are deciphered to determine what type of message it is and 35 what is the data in the message. This operation is symbolized by the block 626.

One of the questions asked by the controller is whether or not the received message is a CCM message. This decision is represented by the block 628.

If the message is a CCM message, the controller must 5 determine from the data in the message which alarm contact This determination is represented by the has changed. block 630. The reason for this determination is that the controller may not be programmed by the user to do to changes in anything in response certain alarm 10 contacts. What the controller does in response to a change in status of a particular alarm contact is user The controller keeps a table of user programmable. programmable entries. The table can have an entry for each alarm contact in the system or it may only have 15 entries for some of the alarm contacts. This table is called the CRO table, which stands for Conditioned Response Option. - A typical table entry would include the alarm contact number, the contact condition, the reader location, the condition response location, a CRO override 20 command and time limitation data.

The controller, after deciphering the CCM message, must consult the CRO table to determine if there is an entry for that alarm contact. If there is, the controller will examine the contact condition code, the alarm contact number, and the reader location data in the CCM message to determine if it matches the entry in the CRO table. This operation is symbolized by the block 632 in Figure 16.

The time zone data in the CRO table can be userprogrammed to only allow the specified conditioned
response if the CCM message for the contact in question
comes in within the time parameter. Alternatively, the
time zone may be unlimited if the user programs the
appropriate code, such that the conditioned response will
occur any time a message matching the CRO entry comes into
the controller. This operation is symbolized by the block
634.

If there is a CRO table entry and the CCM message comes in within the time parameters of the CRO table entry, the controller will send a CRO command to the location specified in the CRO table entry. This could be 5 to the reader coupled to the CCM contact which changed to cause the CCM message in question, or it could be to some other reader location in the system. This operation is symbolized by the block 636. The CRO response message is sent to a buffer which holds messages to be sent to 10 particular readers until their turn for transmission over the enable lines come up. The messages are sent on a first come, first serve basis. This message buffering and the periodic polling function of the central controller are represented by the block 638. - The messages are sent on one of the enable pairs 640.

15

The central controller also searches the CRO table forother entries regarding the same alarm contact. the central controller may send one or more CRO responses to one or more locations in the system in response to a 20 change on an alarm contact. The CRO response can be any of the reader commands associated with the other readerfunctions such as "go off line" or "send CCM status" In particular, it may be a command to energize a COM relay anywhere in the system. This "energize COM 25 relay", command, when received by the CPU 66 reader, causes it to address the relay 352 in Figure 7 through the address lines 346 after selecting the driver 344 using the line 342 and the decoder 338. The coil of the relay 352 is then connected to the DØ data bit line 30 348 from the CPU 66 in Figure 2 such that the CPU 66 can energize the relay coil by writing a logic zero on the This changes the state of the relay contact 354 line 348. which notifies an external device coupled to the relay contacts 354 by the lines 38 that some action is needed. 35 The external device can be a fire alarm, sprinkler system, telephone dialer or any other device.

After the CRO message is sent, the central controller continues on with processing all the incoming messages. This is symbolized by the transition on the path 642 to the state 644. The same would be true if there were either no CRO table entry corresponding to the CCM message or if the CCM message were outside the time zone set by CRO table entry. These two transitions represented by the paths 646 and 648, respectively, to the The central controaller then sends data to be printed regarding any or all of the incoming messages to a printer as represented by the block 650. The central controller may send a message to the printer regarding the CCM message if desired.

25

## Appendix A

(c) Copyright 1982 Rusco Electronic Systems -- a division of Figge International, Inc. -- all rights reserved.

FF8 CO 00 00 00 00 00 00 00 74 SD 70 00 71 CA 70 00

## Appendix B

(c) Copyright 1982 Rusco Electronic Systems -- a division of Figge International, Inc. -- all rights reserved.

00	8E	00		7F		80	86	FF	B7	00		FE		2B	8C -	
10	<u>-34</u> -	<u>-27</u> -	. <u>Z</u> C_	ČĔ-		<u> </u>	4F.	<u>AZ</u> _	- <u>88</u> -	. <u>홍홍</u> -	<u> 홀드</u> _	<u> 99</u>	64_	<u> 26</u> _		CE
20	40 FF	00 40	6F	00 FF	08 40	8C 34	70 FF	00 40	26 36	F8 CE	CE 12	41 34	20	FF		36. CE
30 40	40	00	32 6F	00	98	8C	40	2B	26	F8	FE	40	FF 30	40 BC	2B 40	CE 32
50	- <u>ē</u> ž-	-อัรั-	ŤF-	<del>-</del> 46-	· <u>šš</u> -	FĔ-	40	34	- <u>5</u> 5-	48-	36	· <u>₹</u> ŏ-	. <u>ฮฮ</u> -	FF-	40	36
60	FE	40	38	BC	40	ЗA	27	03	FF	40	ЗÀ	BD	70	АC	8D	5B.
70_	<u>BD</u>	<u> 78</u>	.87_	86_	FF_	<u>B</u> Z_	40	21_	_0E_	ZE_	00	80	96_	27_	26	<u> </u>
90	BD	73	36	24	F4	26	F2	7F	99	80	BD	71	F6	96	27	26
16	ΰĒ	BD	73	36	24	F1	ΞD.	51	BD	ララ	A2	SD	0F	20	E8	BD
20	70	FZ	BD	73	36	24	E0	26	DE	7E	70	99	CE	40	01	89.
<u> 39_</u>	<u>_68</u> .	<u>- 67</u> .	<u> </u>	<u>88</u> -	88	<u> </u>	<u>-≅ç</u> .	-49-	<u>-16</u>	-26.	<u>F</u> 6_	<u> </u>	<u> 83</u>	<u>86</u> .	<u> 96</u>	<u> 67</u>
40 50	ଡଡ ଡଞ	4A 3C	09 00	09 64	99 26	8C F8	3F 86	FF FF	26 CE	F5	39 07	CE A7	99 86	60 69	GF GC	00 FF
50 60	FF	26	F3	8D	94	36	7E	72	57	7F	00	27	CE	FD	68 8A	DF
75-	- <u>-</u> -	-55.	- <u>9</u> 6-	- <u>5</u> 8-	- <u>ž</u> -	- <u>4</u> E-	- <u>é</u> ≣.	-ร์ธิ-	-84	-13-	-25-	- <u>36</u> -	- <u>ĕ</u> -	- <u>8ĕ</u> -	- <u>69</u> -	<u>8</u> 2
															-	_
5 <b>6</b>	26	3F	96	88		01		3D	7F	00	28	96	5E		04	27
10	ØB	96	5E	84	63	D6	ЗA	C4	93	11	26	1 D	96	5F	84	0F
<u> </u>	<u>-91</u>	<u>-39</u> .	<u>-26</u> .	-15.	-96.	- <u>5</u> F.	- <u>44</u> -==	<u>-44</u> -	<u>4</u> 4.	- <u>+</u> 4.	<u>-9:</u> -	<u>-3≅</u> .		<u> 83</u> .	ĘĐ.	<u>-21</u> .
30	65 15	24 39	0B 7E	CE 70	FF FC	EC 96	7E 23	76 26	E7 BF	88 98	F0	BD 81	71 64	66 26	7E F2	77 20
40 50	7A	FD	ED	7B	44	25	69 69	7F	90	28	BD	77	15	7E	78	BD 12
	-ÉD	-75	- <u>3</u> 2.	-25.	- <u>=</u> =.	-4ř	-čĚ	- อัอ	อัจั	-==. ÁÁ	- <u>5</u> 5.	-ÉÉ	- <u>48</u> -	ŹĒ.	- <u>15</u> -	ĒD.
76	71	C4	24	20	FE	40	2E	98	A6	33	43	43	43	48	68	80
00	មិមិ	06	26	E5	ØF	F6	40	27	BD	71	C4	F6	40	28	0E	BD
19_		_ <u>C4</u>		_49	_36	_FE			FE		_ <u>3</u> A	_FF		38	<u>od</u>	_39.
20	7F	00		39	FE	40	3A		19		FF	40	3A	FE	40	32
30 40	- 55 0D			6F 39	FF 7D	26 40	95 30		41 29	20 FE	20 40	01 3A	80 80	FF FF	40 40	32
<u> </u>				-E7	-68	- <u>‡ĕ</u>	-≓F	-탈음	<u>2</u> 5		- <del>2</del> 2	-3 <u>5</u> 6F	-ĕĕ. FF	26	- <u>40</u> 95	_ <u>3</u> A. CE
60	41	20			98	FF	40		BC		32		97	88	FF	B7
70	40	30			ØD		96		_27			20				εD
										- A	~~					
98								_52								<u>D</u> 6
10 20		C4						- 0F								3C 46
30								44								43
40								97								01
50	Fe	90	C7	96	2A	36	6E	86	OF	CE						80
G#	<u>\s</u> c	00	_E4	- 26	_EZ	_32	4.	27	<u>C4</u>	_59	_39	_B1	<u>_Z</u> G	BØ	_E4	_E3
70	74	₽ <b>⊅</b> 8	E2	77	'E5	75	<b>D</b> 9	E7	78	82	E G	79	71	83	D5	73

00																	
00	C1	2B	93	7C	00	26	39	96	ĊĨ	2B	F0	86	FE	97	26	- 7E	
10	76	E4	96	82	84	10	27	11	96				ZA				
20	98	D6	CS		04	86	FF	97	ZD		96				96	24	
30-	<u>-26</u> 8D	_ <u>FZ</u> 29	_ <u>フC</u> - タフ	<u> </u>	- <u>ZD</u> CE	<u>39</u>	-ÈÈ	- <u>88</u> -	- <u>E</u> C						-88	_ <u>E</u> 0.	
50 50	CE	23 00	5/ F4	8D	17	98 97	E4 5F	8D CE	22 00		5E	CE 0F	00 CE	E8	8D FC	1B 8D	
60	0B	97	63	CE	00	F8	8D	03	97	_		4F	E6		59	49	
·70	E6		- <u>5</u> 9		E6	01		-āš-		-55	- <u>5</u> 5	49	-22	-ëf		CĒ.	
ēē-	00	00	6 <u>D</u>	- 22.	- 27	-55·	<u>6</u> C	- 0D	-55	-7=	-22.		_===	-7=			•
10	D6	57	CE	76	31	DF	4E	DB	26 4F	D7	6C 4F	0C C6	26 00	1B D9	DF 4E	56 D7	
20	4E	DE	4E	EE		AD	00	DE	56	98	98	8C	00	14	26	D2	
30	39	76	45	76	72	76	BZ	76	- <u>8</u> c	- <u>5</u> 6	ĀĒ.	-56	_ <u>Ç</u> 3	- <del>2</del> 6	-≣Ē.	76	
40	D9	76	D4	76	DE	86	FF	97	24	96	22	81	01	27	10	81	
<u>5</u> 0_	-ĔĔ.	-27.	<u>- 9ç</u> .		<u>-61</u> .		<u> </u>	- <u>8</u> 6-	_ <u>E6</u> .	_ <u>2</u> 4			_FF	_97.	<u> 2B</u> .	ZF.	
60 70	99 77	86 36	7F 96	88 80	87		7F	00 EB	86	7F	00	87		99	ØE	ŻĘ.	
70		20	20	جح	9.1	01	27	5B	81	FE	27	57	7E	76	FĄ	96	
00	23	27	50		E6		4C	7F	00			E6		61		9C	
<u>10</u> 20	_흥흥.	<u>E6</u> .	-2A -7E	- <u>11</u> - <del>77</del> -		<u>FF</u>	97 FF	<u>2C</u> 97	_ <u>ZF</u> .	_ <u>00</u> 7F		39 2C	7F	<u> 99</u> .		<u> </u>	•
30	99 22	_	.E6	2B		20	EE	86	85 FF	97	84		7C	90	21	7C	
40	00	2D	39					27.	0A		FE					71	
50	7F	00	22					83.								FF	 
60	ВZ	68	Ø8 <sup>-</sup>	39	CE	FF	FE	DF -	OC.					0E.			 ::
						~ ~		$\Delta \Delta$	~ ~	$\sim$	$\sim$ $\sim$		~~~			*.DE	_
<u> </u>	_96.	<u>80</u> .	_84_	<u> 20</u> .	_22.	<u> </u>	<u>/</u> F.	_99_	<u> 84</u> .	_32.	_노트.	<u>. 66</u>	_00.	_טַרַ	-0C	_ <u>D</u> [	
															-		-
<u> 20</u> _ <u> 00</u> _ <u> 10</u>	_8E _8E	<u> </u>		86	_ <u>22</u> . _ <u>FF</u> _ 21	97		97	87		97	24	96	60	4C	48	-
00	ØE CE CE	DF	10	86 20 DF	FF 21 12	97 86 DF	86 FF 14	97 B7 CE	87 40 FF	4F 21 FE	97 96 DF	24 80 12	96 84 96	60 10 -27	4C 27 27	48 15- 25-	
90 10 20 30	ØE CE CE CE	DF 00 00 FF	10 10 00 EC	86 20 DF DF	FF 21 12	97 86 DF 39	86 FF 14 6F	97 B7 CE 00'	87 40 FF 6F	4F 21 FE 01	97 96 DF 4D	24 80 12 27	96 84 96	60 10 27 DF	4C 27 27 5A	48 15 25 CE	
90 10 20 30 40	ØE CE CE CE	DF 00 00 FF EC	10 10 00 EC DF	860 DF DF DF DF DF	FF 21 12 12 DE	97 86 DF 39 5A	86 FF 14 6F E6	97 B7 CE 00/ 01	87 40 FF 6F DB	4F 21 FE 01 5D	97 96 DF 4D E7	24 80 12 27 01	96 84 96 18 E6	60 10 27 DF.	4C 27 27 27 5A D9	48 15- 25 CE- 50	
90 10 20 30 40 50	ØE CE CE CE FF E7	DF 00 FF EC 00	10 10 00 EC DF 4A	86 26 DF DF 26	FF 21 12 12 DE F1	97 86 DF 315 39	86 FF 14 6F E6 7A	97 B7 CE 00' 01 40	87 40 FF 6F DB 2A	4F 21 FE 01 5D 26	97 96 DF 4D E7 46	24 80 12 27 01 86	96 84 96 18 £6	60 27 DF 00 B7	4C 27 27 27 5A D9 40	48 15 25 CE- 5C 2A	
90 10 20 30 40	ØE CE CE CE	DF 00 00 FF EC	10 10 00 EC DF	860 DF DF DF DF DF	FF 21 12 12 DE F1	976 D 91A 9 B 6	86 FF 14 6F E6 7A	97 B7 CE 00/ 01	87 40 FF 6F DB 2A 8B	4F 21 FE 01 5D	97 96 DF 4D E7 46 19	24 80 12 27 01 86 87	96 84 96 18 £6	60 10 27 DF.	4C 27 27 5A D9 40 81	48 15- 25 CE- 5C 2A 60	
00 10 20 30 40 50	0E CE CE FF E7 B6	DF 000 FF EC 040 2F	10 00 EC DF 4A 26	86 20 DF DF 50 26 20 20 20 20 20 20 20 20 20 20 20 20 20 2	FF 21 12 12 DE F1 3C B7	97.6 DF 91.6 35.6 3.6 3.6 40	86 FF 14 6F 6F 74 29	97 B7 CE 00' 01 40 29 B6	87 40 FF 6F DB 2A 8B 40	4F 21 FE 01 5D 26 01 28	97 96 DF 4D E7 46 19	24 80 12 27 01 86 87	96 84 96 18 E6 14 40	60 10 27 DF. 00 B7 29 B7	4C 27 27 5A D9 40 81	48 15 25 CE- 5C 2A 60 28	
00 10 20 20 40 50 67 00	0E CE CE FF E7 B26 16	DF 00 FF 00 40 C4	10 00 EC DF 4A 266 0F	86 DF DF 52 60 C1	FF 21 12 12 DE F1 3C B7	976 D 976 9 840 26	86F 14F 6F 6 A 429 03	97 B7 CE 00' 01 40 29 B6	87 40 FF 6F DB 2A 8B 40	4F 21 FE 91 5D 26 91 28 21	97 96 DF 4D E7 46 19 81	24 80 12 27 01 86 87 01	96 84 96 18 16 14 40 19 26	60 10 27 DF 00 B7 29 B7	4C 27 27 27 5A D9 40 81 40 7F	48 15 25 50 26 28 40	
00 10 20 30 40 50 67 00	0E CE CE FF E7 B66 16 28	DF000FC000FC000FC000FC000FC000FC000FC00	10 10 00 DF 42 00 40	860 DF D5C 260 C1 27	FF 21 12 DE F1 3C B7 05 B	976 D 976 9 840 26	8F14F6A09 019	97 B7 CE 00' 40 29 B6 F7 B7	87 40 FF 6F DB 2A 8B 40 40	4F 21 FE 01 5D 26 01 28 21 27	97 96 DF 4D E7 46 19 81	24 80 12 27 01 86 87 01 60 24	96 96 96 18 16 14 40 19 26 26	60 10 27 DF. 00 B7 29 B7	4C 27 27 5A D9 40 81 40 7F 7F	48 15 25 50 26 28 40	
00 10 20 20 40 50 67 00	0E CE CE FF E7 B26 16	DF000FC000FC000FC000FC000FC000FC000FC00	10 10 00 DF 42 00 40	860 DF D5C 260 C1 27	FF 12 12 15 15 15 15 15 15 15 15 15 15 15 15 15	918 F 91A 9 610 6 116 6	8F 14F 6A 09 39A 0	97 B7 CE 00' 01 40 29 B6 F7 B7 44 99	87 40 FF 6F DB 2A 8B 40 40 40 44 50	4F 21 F 01 5 26 01 28 21 27 44 97	97 96 DF 40 19 81 81 44 50	24 80 12 91 86 87 91 60 24 48 DE	964 981 981 981 981 981 981 981 981 981 981	60 10 27 DF 0 27 28 27 13 03 7 EE	4C 27 27 27 19 40 27 10 40 77 10 10	48. 15. 25. 26. 26. 26. 28. 40. DF. 6E.	
010 2010 2010 010 010 010 010 010 010 01	0EEEF7666 12250	PI00FIC00IF 4619B8	100 C F A 6 6 6 F 9 6 1 A	820 DF C C C C C C C C C C C C C C C C C C	FF 12 12 DF 1 CD 7 S 12 S 16	918 F 91A 9 61 6 6 1 6 6 8 7	8 F 4 F 6 F 4 O 9 9 9 F 4 O 9 O 9 O 9 O 9 O 9 O 9 O 9 O 9 O 9 O	97 B7 CE 01 40 29 B6 F7 B7 44 99 78	87 40 FF 6F DB 2A 8B 40 40 40 40 D9	4F F 01 5 26 1 27 4 4 7 8	976 176 177 188 181 144 196 196	24 8 12 9 1 8 8 7 1 6 2 4 8 D 7 7	964 981 981 981 981 981 981 981 981 981 981	60 10 27 10 10 27 10 10 10 10 10 10 10 10 10 10 10 10 10	4C 27 27 25 19 40 27 10 77 10 10 10 10 10 10 10 10 10 10 10 10 10	48. 15. 25. 26. 26. 28. 40. DF 6E. 78.	
010 2010 2010 567 0010 0010 010 010	0 C C C F F 7 6 6 6 8 7 0 0 6 9 6	PI00FIE0412 CB3977	100 ED 4 200 0 4 F 5 E 2	820 D D D S 2 2 2 0 C 2 4 9 7 7 8 8	FF 122 DF 1 CD 8 2 5 1 6 2 5 1 6 2	918 F 91A 9 64 6 116 6 8 8 7 7 7	86 FF 14 6F 29 03 19 096 5D	97 B7 CE 001 40 29 B6 F7 B7 49 78	87 40 FF 6F DB 28 40 40 40 50 69	4F 75 75 75 75 75 75 75 75 75 75 75 75 75	976 107 107 108 108 108 108 108 108 108 108 108 108	24 82 127 01 887 01 60 48 D7 78	964 981 91 91 91 91 91 91 91 91 91 91 91 91 91	60 10 27 10 10 27 10 10 10 10 10 10 10 10 10 10 10 10 10	4C 27 27 5D 40 40 7F 100 E4 B5	48 15 25 26 26 26 28 40 40 DF 68 78	
010 010 010 010 010 010 010 010 010 010	ØIC C C IF F 8 8 8 1 2 2 5 9 9 6	DI00FIE042 CB139777F	100 ED 4 200 F 9 6 1 A E 2 4	820 D D D D D D D D D D D D D D D D D D D	FF 122E 1C7 5 B 5 B 5 1 6 C 6	918 D 315 3 B 4 2 0 2 8 7 7 1	86 FF 14 6F 29 03 19 09 5D 84	97 B7 C001 40 29 B F7 B44 97 87 87	87 40 FF 6B 28B 40 40 40 50 66 26 26 26 26 26 26 26 26 26 26 26 26	4F F 0 5 2 0 1 2 2 2 4 9 7 8 3 1 3	976 F 4 1 1 8 1 4 5 9 8 8 4 5 9 8 8 6	24 8 12 9 1 2 2 1 1 8 2 2 1 8 2 2 2 1 8 2 2 2 1 8 2 2 2 2	964 915 916 916 916 916 916 916 916 916 916 916	610 27 100 107 100 107 107 107 107 107 107 10	4C7 27 25 19 48 40 27 10 10 10 10 10 10 10 10 10 10 10 10 10	48 15 25 26 20 20 40 10 10 10 10 10 10 10 10 10 10 10 10 10	
010 2010 2010 567 0010 0010 010 010	ØIC C C IF F 8 8 8 1 2 2 5 9 9 6	DI00FIE042 CB139777F	100 ED 4 200 0 4 F 5 E 2	820 D D D D D D D D D D D D D D D D D D D	FF 122 DF 1 CD 8 2 5 1 6 2 5 1 6 2	918 D 315 3 B 4 2 0 2 8 7 7 1	86 FF 14 6F 29 03 19 09 5D 84	97 B7 C001 40 29 B F7 B44 97 87 87	87 40 FF 6B 28B 40 40 40 50 66 26 26 26 26 26 26 26 26 26 26 26 26	4F F 0 5 2 0 1 2 2 2 4 9 7 8 3 1 3	976 F 4 1 1 8 1 4 5 9 8 8 4 5 9 8 8 6	24 8 12 9 1 2 2 1 1 8 2 2 1 8 2 2 2 1 8 2 2 2 1 8 2 2 2 2	964 915 916 916 916 916 916 916 916 916 916 916	60 10 27 10 10 27 10 10 10 10 10 10 10 10 10 10 10 10 10	4C7 27 25 19 48 40 27 10 10 10 10 10 10 10 10 10 10 10 10 10	48 15 25 26 20 20 40 10 10 10 10 10 10 10 10 10 10 10 10 10	
010 010 010 010 010 010 010 010 010 010	0 C C C F E B Z 1 2 2 5 0 9 C 4	DI00FIE0412 CB139717F2	100 ED 4 218 0 41F 5 E12 4 B F	820 D D D D D D D D D D D D D D D D D D D	FF112EF3B 082594266 4	918 D 315 3 B 14 2 0 2 8 7 7 1 B 26	86 F14 6F6 740 03 13 09 5D 840 FE	97 B7 CE 001 40 29 B6 F7 44 978 49 21 40	87 40 FF 6B 28 40 40 44 50 50 63 23	4F1 F01 502 12 49 77 18 17 18 17 18 17	976 F 4D 4 1 8 8 1 4 0 6 8 4 0 0	24 12 12 10 10 10 10 10 10 10 10 10 10 10 10 10	964 9156 1409 22C515C79 FF	60 10 27 10 10 10 10 10 10 10 10 10 10 10 10 10	4C7 27 27 5A9 40 77 C0 485 40 23	48.15.25 CEC 2608 400 DF 628 7A	
010 010 010 010 010 010 010 010 010 010	0 C C C F E B C 1 2 2 5 0 9 C 4 3 9 0	PI00FIC00IF 4698818681 62	1100 CIF 4 616 F 916 1 4 E F 16	820 FFIC 662 17078820 79	F1122E1C7 58516266 0E	918 D 315 3 B 4 2 9 2 8 7 7 1 B 2 4	86 FF 14 6F 29 03 13 09 5D FE 1E	97 B7 C001 400 29 B6 F7 B7 87 87 87 87 87 87 87 87 87 87 87 87 87	87 40 FF 6F DB 40 40 40 40 40 40 40 40 40 40 40 40 40	4F1 F050202 2249771B AB	976F 49B 814 598 60 00 00 00 00 00 00 00 00 00 00 00 00	24 8 12 9 18 1 27 1 18 1 27 1 18 1 27 1 18 1 27 1 27 1 27 1 27 1 27 1 27 1 27 1 27	918 9 1 E 1 4 9 9 2 C 5 1 9 B 3 F 1 6 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 9 B 3 F 1 6 F 1 6 F 1 9 B 3 F 1 6 F 1 6 F 1 8 F 1 6 F 1 8 F 1 6 F 1 8 F 1	60 10 27 10 10 10 10 10 10 10 10 10 10 10 10 10	4C7 27 5D 40 810 7F 10 815 7 20 817	48.155 CE: 260 28 40 DF E 818 B 22 740	
01000000000000000000000000000000000000	0 C C C F F B B 2 1 2 2 5 0 9 C 4 3 4 2 3 4 2	P100F1E0412 CB199777F2 C2A	1100 EID 4 218 0 41F 5 E12 4 B F12 0	820 D D D D D D D D D D D D D D D D D D D	F1122E1CI7 5851516266 0E0	918 D 315 3 B 4 2 0 2 8 7 7 1 B 2 4 2	86F14F66A09 39A096D44 FEEF	97 B C 001 409 B F 7 B 44 9 7 8 8 7 8 8 7 8 8 1 406 B 7	87 40 FF 6DB 40 40 40 40 40 40 40 40 40 40 40 40 40	4F1 F050202 224977718 AB 25	976 F 4 1 8 1 1 4 0 6 8 4 0 0 4 0 7 8 1 1 4 1 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1	240 270 380 624 367 624 367 624 627 627 627 627 627 627 627 627 627 627	918 9 1 E 1 4 9 9 6 E 9 5 E 9 8 9 F 6 6 9 F 6	6107F0797 107E77848 4019	4C772 A 9 4 8 1 0 7 7 C 0 E B 2 4 2 B B D	4815 25 260 2 40 DE 81872 740 78	
01123145617 0112341567 011231	0 C C C F E B 2 1 2 2 5 0 9 C 4 3 4 2 E	PI00FIE0412 CB139717F2 C1266	1100 EID 4 218 0 41F 5 E12 4 B1 F12 0 81	820 D D D D D D D D D D D D D D D D D D D	F1122E1CI7 585516266 0E0C	918 D 315 3 B 4 2 012 8 7 7 1 B 2 4 2 2	86F14F66A09 39584 FEEF14F9	97 BC 001 409 B6 77 B4 99 B6 77 B4 97 B7 05 B7 06 B7 0	87 40 FF 6B 28 40 40 40 40 40 40 40 40 40 40 40 40 40	4F1 F 05 2 012 2 2 2 4 9 7 7 7 1 B A B 2 F	919 D 412 4 18 8 11 4 0 6 8 6 0 0 4 7 0	240 270 880 6248 177 87 87 87 87 87 87 87 87 87 87	918 9 1 E 1 4 9 9 6 E 9 5 E 9 F 6 6 6 6 F 9 F 6 6 6 6 6 6 7 9 F 6 6 6 6 6 6 7 9 F 6 6 6 6 6 6 7 9 F 6 6 6 6 6 6 7 9 F 6 6 6 6 6 6 7 9 F 6 6 6 6 6 6 7 9 F 6 6 6 6 6 6 7 9 7 9 7 9 7 9 7 9 9 9 9 9	6107 27 107 107 107 107 107 107 107 107 107 10	4C7 25D4810 7FC0041570 2BBD7	4815 2 CEC A 6018 4 0 DE 818 7 2 A 6018 7 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
01123145617 0112341567 0112314	0 C C C F E B Z 1 2 2 5 0 9 C 4 3 9 0 8 5 7	PIO 0 FIE 0 412 CB 3 9 7 7 F 2 C 2 A 9 3 9	1100 EID 4 218 0 41F 5 E12 4 B1 F12 0 81B	820 D D D D D D D D D D D D D D D D D D D	F1121E1CI7 5851516266 0E0 4005	918 D 315 3 B 4 2 0 2 8 7 7 1 B 2 4 2 2 9	86F14F66A09 395840 FEEF182	97 B C 001 409 B F 7 7 8 8 7 8 8 1 40 6 7 6 8 4 9 8 8 6 8 4 6 7 6 8 6 8 6 8 6 8 6 8 6 8 6 8 6 8 6 8	87 40 FF 61 28 40 40 40 40 40 40 40 40 40 40 40 40 40	4F1 F050202 224977718 AB 25	919 D 412 4 18 8 11 4 0 6 8 6 0 0 4 7 0	240 270 380 624 367 624 367 624 627 627 627 627 627 627 627 627 627 627	918 9 1 E 1 4 9 9 6 E 9 5 E 9 8 9 F 6 6 9 F 6	6107F0797 107E77848 4019	4C772 A 9 4 8 1 0 7 7 C 0 E B 2 4 2 B B D	4815 25 260 2 40 DE 81872 740 78	
01123145617 0112341567 011231	0 C C C F E B 2 1 2 2 5 0 9 C 4 3 4 2 E	PI00FIE0412 CB139717F2 C1266	1100 ED 4 218 0 41F 5 E12 4 B F 12 0 8 B 7	820 D D D D D D D D D D D D D D D D D D D	F1122E1CI7 58516266 0E0CI56	918 D 315 3 B 14 2 20 2 8 7 7 1 B 2 14 2 2 19 8	86F14F66A09 39A095B40 F1EF4924	97 BC 001 409 B6 77 B4 99 B6 77 B4 97 B7 05 B7 06 B7 0	810 FF 61B A BIO 4014 5 DIG 2 41 2 0 4 1 C 7 E 4	42 F 0 5 2 0 2 2 2 4 9 7 7 1 B A B 2 F 2 3 8 D	919 D 4 D 7 4 9 B 8 1 4 4 0 6 8 4 0 0 4 8 4 0 7 7 A	218 1 2 1 1 6 2 4 B 2 7 8 F 5 8 7 9 6 6 7 6	918 9 1 E 1 4 1 9 6 E 0 5 E 0 7 9 F A 2 8 F 1 8 0	6107 2DE 23B 107 E728 401 917 BBBB84	427 27 27 27 27 27 27 27 27 27 27 27 27 2	4815 25 260 2 4 4 0 D F E 8 8 7 2 7 4 0 8 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1	

00	_		97						80	84	01	27		96	· 62	84
10 20		27 02	04 27	7F 21	86 86	23 01	39 B7	86 40	FE 1D	97 4F	23 B7	39 68	8D	47 96	96 61	82 CE
30	00	1E	7Ē	ララー	36	8D	ŽĒ	96	82	84	02	27	08	4F	ВZ	68
40 50		4C 40	B7 1D	40 86	1D FF	39 B7	8D 68	1D 08	96 39	82 86	84 FF	02 B7	27 40	F7 25	86 CE	55 40
5 <u>6</u>	1Ē	FF	40	23-	39	86	10	ŽË-	-5ă-	ŽF-	01	96	20	֓֟֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֡֓֓֓֡֓֓֓֡֡֡֡	. <u>≅</u> = -	ŽΒ
70	80	73 <sub>,</sub> ,	00	20	86	80	ΖE	ZΑ	0Đ	43	26	SE	7F	00	20	86
00 10	80 2D	7E	ŻÁ	ØD BD	DE 73	18 42	26 4F	41 7E	96	2D	27	3D	2B	0C	73	00
50-	- <u>8</u> 8-	<u>86.</u>	. <u>80</u> . BD	73	<u>-23</u> -	. <u>#£</u> -	46	·źĘ-	- <u>73</u> - 73-	<u> 42</u> 42	<u>43</u> . 96	<u>26</u> 21	2 <u>C</u> -	. <u>ZF</u>	. <u>00</u> .	2 <u>D</u> .
30	73	00	21	73	00	2D	86	20	7E	7A	ØD	43	26	62	7F	00
<u>40</u> _	- <u>2D</u> - 7F-	<u> 7F</u> 40	<u>00</u> 16	<u>21</u> 86	<u>86</u> 80	<u>10</u> BD	<u>7E</u> 73	<u>ZA</u> _	- <u>8</u> 5-	<u>86</u> -	40 7E	<u>16</u> 73	81	01	.26_	<u>ØD</u> .
60	0D	7C	40	16	86	80	BD	73	42	86	82	73 7E	42 73	81 42	FE 96	26 82
<u> 20 </u>	84_	<u> </u>	27_	69_	<u>B6</u>	40_	16_	26_	64	CE				04	96	<u>82</u>
99_	_84_	<u> </u>	27		<u>C6</u>	<u> </u>	FZ_	40	1B	5F	7 <u>A</u>	40	1B	28	20	5C
10	A6	99	27	22	2B	0E	63	00	4F	1B	36	86	80	BD	73	42
20 30	32 73	7E 42	73 32	42 7E	43 73	26 42	0F 08	6F 08	00 08	26 20	40 CF	1B B6	36 40	86 17	80 27	BD 1D
40	ラデ	40	17	86	80	BD	73	42	88	- <u>2</u> 0	BD	73	42	B6	40	15
50 60	84 13	7F 2B	D6 07	82 73	C4	98	26	57	84	0F	7E		42	96	22	27
70_	_ <u>86</u> -	30		<u> </u>	<u>86</u>	<u>22</u> 40	86 1D	- <u>40</u> -	$-\frac{20}{01}$	<u>23</u> 26	4 <u>3</u> .	<u>26</u> 86	97 FE	フF Bフ	<u>00</u> 40	2 <u>2</u> 1 D
00	20	11	81	55	26	20	86	FE	ВZ	40	1 D	20	0F	36	8D	19
10	_32_	20	1 <u>C</u>	86	80	BD	<u> 23</u>	42	_86_	40	20	13	86	80	BD	<u> 23</u> .
10 20 30																
20 30 40	32 42 73 D6	20 86 42 3A	1 <u>C</u> 44 96 <u>C4</u>	26 28 28 93	80 0A 2A 11	BD 86 51 26	73 FF 96 11	42 20 5E 96	26 06 84 5F	40 96 04 16	20 81 27 84	13 48 21 0F	86 48 96 91	80 48 5E 39	BD 48 84 26	73. 7E 03 08.
20 30 40 50	32 42 73 <u>D6</u> 54	206 42 315 4314	1C 44 96 C4 54	86 28 28 93 54	80 0A 2A 11 D1	BD 86 51 26 38	73 FF 96 11 27	42 20 5E 96 95	86 84 5F CE	40 96 04 16 00	20 81 27 84 00	13 48 21 0F DF	86 48 96 91 38	80 48 59 90 90 90 90 90 90 90 90 90 90 90 90 90	BD 48 84 26 80	73 7E 03 08 84
20 30 40	32 42 73 D6	20 42 31 54 26	1 <u>C</u> 44 96 <u>C4</u>	86 28 23 95 56	80 2A 11 D1 80	BD 86 51 26	73 FF 96 11 27 01	42 5 5 5 5 6 5 6 2 6	26 84 5F 71	40 96 04 16	20 81 27 84 00 BE	13 48 21 0F DF 4F	86 96 91 38 CE	80 48 5E 39	BD 48 84 26 80 00	73. 7E 03 08.
20 30 40 50 60 20	32 42 73 D6 54 02 33	206 2 A A A A B B B B B B B B B B B B B B B	1C 44 96 C4 54 66 BC	86 2 8 3 5 9 8 5 9 8	80 0A 2A 11 D1 80 A6	BD 86 51 26 38 4 33	73 FF 96 11 7 01 48	42 5E 5E 95 26 48	86 84 5F 71 48	96 04 16 00 8D 48	20 81 27 84 00 BE 08	13 48 21 ØF DF 4F 8C	86 48 96 91 38 CE 00	80 4 E 916 9 8 9 8	BD 48 84 26 80 90 26	73 7E 03 08 84 AA EF
20 30 40 50 60	32 42 73 D6 54 02 33	206 2 A A A A B B B B B B B B B B B B B B B	1C 44 96 C4 54 66 BC 28	860 8 314 6 8 2 2 9 5 9 9 39	80 2A 11 D1 80 A6 7E3	BD 861 268 84 31 742	73 FF 96 11 7 01 48 25	42 20 5E 96 05 26 48 BD	-86 -06 84 -5F -CE 71 -48 -71 -73	40 96 04 160 8D 48 442	20 81 27 84 00 BE 08 24	13 48 21 ØF DF 4F 8C 2A	86 48 96 91 38 CE 00	80 45 53 96 9 9 9 9 9 9 9 9	BD 48 84 26 80 90 26	73. 7E 03 08. 84 AA EF
20 30 45 60 70 10 20	32 73 76 54 03 37 75 42	2062 A 315 2 81 818 A	1C 44 96 45 66 80 40	810 8 314 6 81 91D D	80A 2A 11 10 10 10 10 10 10 10 10 10 10 10 10	BD 5168 4 3 742 F4	73 F 9 11 7 0 1 8 2 1 7 F	42 20 59 95 24 8 BD 40	26 84 5F 71 48 71 73 30	40 96 04 100 80 48 42 FE	20 82 84 98 88 24 80 88 24 80 80 80 80 80 80 80 80 80 80 80 80 80	13 48 21 9F 4F 8C 2A 71 32	868 6 18 E 9 8 A F	80 45 53 90 90 90 90 17 40	BD 48 84 26 90 26 BD 30	73 75 98 84 AA EF 40 75 FE
23450 450 70 910 230 230	32 73 76 54 02 33 7F 2D 42 40	2084315281 018731 018731	104 964 905 68 27 4 F	80 8 314 6 8 9 D D D 0	80AA111006 EI3A8	B 8 5 2 3 8 3 7 4 F 3	73F 9117 0 48 257 F 6	420 E 65 6 8 DD 9 9 4 9	26 84 5F 71 48 71 73 30 21	40 90 41 90 100 84 41 41 41 41 41 41 41 41 41 41 41 41 41	201 201 200 800 200 800 200 200 200 200 200 200	13 48 21 9F 4F 27 27 38	849999C0 84F9	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	BD 48 4 218 9 9 21 BD 37 3	73 7E 084 AA EF 40 7E 42
230 400 60 100 100 100 100 100 100 100 100 10	32 73 76 54 03 37 75 42	206243528 01873104	1C1 44 96 15 66 80 40 17 40 18 18 18 18 18 18 18 18 18 18 18 18 18	810 8 314 6 8 91D D 0 13 8 2 4 1 7 4 8	800 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B16168431 A124917 A	7 F 6 1 7 1 8 5 7 F 6 0 2 1 7 F 6 0 2	420 590 505 48 BBD 401 27E	26 84 5F 71 48 71 30 21 39 73	40 90 40 10 80 40 40 40 40 40 40 40 40 40 40 40 40 40	20 82 84 98 88 24 80 88 24 80 80 80 80 80 80 80 80 80 80 80 80 80	13 48 21 9F 4F 8C 2A 71 32	8149913C0 814F0176	814 5 5 5 1 5 0 0 1 1 4 0 D D B 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8	BD 484 846 0 0 6 BB 3 7 9 6	73 75 98 94 95 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16
2300 400 1000 1000 1000 1000 1000 1000 10	32 73 75 75 75 75 75 75 75 75 75 75 75 75 75	218 4 315 2 81 918 7 319 4 91	1C4 964 965 965 974 978 978 978 978 978 978 978 978 978 978	812 2 915 9 91 31B 2 417 4 A1	800 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B1851618431 A12491FA 0	73F 9 11 7 0 4 2 1 7 F 6 0 4 2 D	42 5 9 5 6 4 B B D 4 0 1 1 2 7 3	86 84 5E 71 48 71 33 33 42	40 90 10 80 40 40 40 40 40 40 40 40 40 40 40 40 40	2011740E8 2B40E82	13 48 21 9F 4F 27 13 86 27 13 86 27 28 28 28 28 28 28 28 28 28 28 28 28 28	814 9 913 C 0 814 F 318 2 7	814 5 916 0 81 317 0 B18 8 44	B18446100061 71D031A655	73E384AF 43F21607
230 400 60 100 100 100 100 100 100 100 100 10	32 73 05 31 75 40 83 75 40 84 43	206243528 01873104	1C1 44 96 15 66 80 40 17 40 18 18 18 18 18 18 18 18 18 18 18 18 18	812 2 915 9 91 31B 2 417 4 A1	800 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B1851618431 A12491FA 0	73F 9 11 7 0 4 2 1 7 F 6 0 4 2 D	42 5 9 5 6 4 B B D 4 0 1 1 2 7 3	26 84 5F 71 48 71 32 31 39 73	40 90 10 80 40 40 40 40 40 40 40 40 40 40 40 40 40	2011740E8 2B40E82	138 481 9F 4F 271 386 271 282 282 271	8149913C0 814F3182716	814 E 916 0 8 317 0 B18 8 4 C	BD 44 84 84 86 80 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	73E384AF 47F4193000
234562 0100000000000000000000000000000000000	32 73 05 75 03 7F 20 40 80 80 80 80 80 80 80 80 80 80 80 80 80	2184315281 01873104012 13	1C149641496 BB 21749 FBD 48616 A1	812 2 915 9 91 91 D D 91 3 8 91 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9	80 0A 11 D1 80 AA 77 23 48 67 27 27 27 27 27 27 27 27 27 27 27 27 27	B185168431 A124517 A 614	73 FF 96 127 018 257 F6 42 BD 6C 7F	420 590 565 68 88 88 40 27 78 00	86 84 5F 71 48 71 30 21 37 32 37 42 37 27	40 90 40 10 80 40 40 40 40 40 40 40 40 40 40 40 40 40	2011 2010	138 481 9F 4F 271 282 287 8D 7A 9	84993C0 84F3B276 8	814 E 916 0 81 317 0 B 8 4 E E 0	BD 484 846 800 21 BB 37 196 510 01	73E384AF 43F216076 6
234567 0100000 000 01000000 000 01000000 000	32 76 93 72 40 83 72 40 84 81 81 81 81	2184315281 01873104410 139	104 9 4 4 4 6 C 8 8 9 6 F B 4 8 6 6 6 9 6 9 6 9 6 6 6 6 9 6 6 6 6 6 6	810 2 914 6 81 91D D 0 13 8 0 10 18 1	80 0A 11 10 10 10 10 10 10 10 10 10	B16168431 A12491FA 01A 130	73 FF 96 127 018 257 FB 402 BB 60 727	420 590 505 48 BBD 401 778 00 18	86 84 5F 71 48 77 30 13 31 37 41 38 5F 72 73 73 74 75 75 75 75 75 75 75 75 75 75 75 75 75	40 90 46 90 40 40 40 40 40 40 40 40 40 40 40 40 40	2011740E8 41D09E62E BF	13 48 21 0F 4F 27 27 28 27 38 27 38 27 38 27 38 37 39 99 99	8149913E0 814F0176B1C C2	8145319 0 81 317 0 DID B 41E 10 4	BD 484 846 800 21 BD 371 992 0184	73E384AF 43E26076 67
234562 0100000000000000000000000000000000000	312364 7054 93 7244063 10 44063 10 44064 10 454 10	2184315281 01873104012 13	14 9 4 4 6 C 8 8 8 8 6 6 1 6 8 8 8 8 8 8 8 8 8 8 8 8	810 2 914 6 81 91D D 0 13 8 0 10 18 1	80 0A 11 D1 80 AA 77 23 48 67 27 27 27 27 27 27 27 27 27 27 27 27 27	B185168431 A124517 A 614	73F 9 1 2 0 18 2 1 7 B 6 0 2 D 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	420E6568 BB 4 401 E 3 D 0 8 2 6 0 1 8 9 0 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 8 1 9 1 9	866 84 713 773 137 137 127 127 127 127 127 127 127 127 127 12	499 46 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2011740E8 4D09E62E BFF8	138 421 DF 4F 27 38 22 3 DA 96 EFF	8149913C0 814F0176B1C C2F10	8145319001 3170D1DB41E 104413	B18446100061 71D031A6510 144FIE	77 0 0 8 A F 4 7 F 4 9 3 0 10 2 0 1 F
234567 0100000 00000 00000	21236423 FD 24631 AF C194	216 4 315 2 81 918 7 319 4 912 13 3 919 F	104 9 44 4 6 C 8 8 8 9 6 6 6 1 6 8 1 C 8 1	810 2 314 6 81 91D D 013 8 019 B 1 614 9	80AA 11 100 AB 100 AB 1	BIS 5 213 8 31 7 4 F 317 9 517 0 4 7 1 2 0	73F 9 1 2 0 4 2 1 7 F 6 0 2 D C 7 7 0 0 0 7 F 6 0 2 D C 7 7 0 0 0 7 F 7 0 0 0 0	420 E 665 6 8 DID 0 01 E 30 0 1 8 9 0 0 1 8 9 0 0 1 8 9 0 0 1 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	866 84 FEE 718 773 C 1 1 2 7 7 1 2 1 2 7 7 1 2 1 2 1 2 7 7 1 2 5 1 2 7 7 1 2 5 1 2 7 7 1 2 5 1 2 7 7 1 2 5 1 2 7 7 1 2 5 1 2 7 1 2 5 1 2 7 1 2 5 1 2 7 1 2 5 1 2 7	499 46 9 0 1 0 8 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	218 2 810 B 81 21B 4 C12 9 117 B F F 180	138 148 158 158 158 158 158 158 158 15	8149913C0 814F3182716 86F06	8145319001 3170DDB41E 1044136	B1484610061 71D031A6510 144FIEF	77 0 0 8 A F 4 7 F 4 9 3 0 0 2 0 1 F 5
234567 0100000 0000 00000 00000 00000 00000 00000	3147614231 FD 240631 A E 43947	216 4 315 2 81 018 7 310 4 012 13 3 519 D 51	14 9 4 4 4 6 C 8 0 0 F D 8 6 6 1 6 F 1 C E	6008314681 91D D 0138010 B 1 614981	80AA 11 100 AB 100 AB 1	DIG 1 6 8 4 3 A 2 4 9 F A 6 A 7 2 2 3 3 4 7 2 2 3 3	73F 9 117 0 48 217 F 6 0 2 DE 7 2 0 0 7 DE	210 E 6 5 6 8 DID 0 0 1 2 1 6 0 0 1 2 1 6 0	866 84F 713 313 313 3148 277 288 1277 1288 1	499 46 9 9 4 9 4 9 4 9 4 9 4 9 4 9 4 9 4	218 2 810 B 81 21B 4 C12 9 117 B F F 180	1381 20 D F C A 1 2 6 7 3 8 2 2 B 7 9 6 E F 0 8 0 8 1 2 2 B 7 9 6 E F 0 8 1 2 2 B 7 1 9 8 1 2 2 B 7 1 9 8 1 2 B 7 1 9 8	814 9 913 C 91 814 F 318 2 7 16 18 6 F 10 6 8	8145319001 3170D1D841E 1044136	B1484610061 71003146510 144F1EF0	77 0 0 8 A F 4 7 F 4 9 3 0 10 2 0 1 F

00		.7F	00	58	96	63	44	44				03	97	59	DE.	58	A6	
10_	<u>-48</u> -	<u>97</u> .	49.	43_	AZ-	4 <u>A</u> -	<u> 96</u> -	. <u>63</u> .		<u>44</u> -	84	<u> </u>	.97.	. <u>59</u> _	DE_	<u>58</u> _	<u>86</u>	
20	4A	2A	01	43	97	48	43	AZ		4A	CE	00	49	80	A6	00	2B	
30	FB	97	47	08	A6	90	2B	FB		97	46	96	63	84	01	27	80	
40_	- <u>8</u> _	47	- <u>Š</u> ě-	<u>46</u> 00	97.	46-	>	47		<u>3</u> 5-	80	<u> </u>	99	<u> </u>	99_	90_	90	
50	00	90	99		99	00	00	99		99	00	00	00	00	99	00	00	
60	99	00	00	99	00	00	99	00		00	99	00	99	00	00	99	00	
70_	_ <u>00</u> _	00	00_	00_	99_	99	00_	99		<u> </u>	00	<u>00</u>	00	00	<u>00</u>	00	00	
00		00	00	99	00	00	00	00		99	00	00	00	00	00	00	00	
10	00	00	00	00	00	99	00	00	• .	90	99	99	00	00	00	00	00	
20	99	00	00	00	90	00	99	00		00	99	99	00	00	00	00	00	
30	<u> </u>	00	<u> </u>	<u> </u>	<u>00</u>	99	99	99		<u> 99</u>	<u>00</u>	99	99	00	00	00	00	
40	00	99	00	00	99	00	00	99		00	90	00	00	00	00	99	00	
50	00	99	00	99	60	99	90	99		00	99	99	00	00	90	00	99	
<u>60</u>	<u> </u>	99	90	00	99	<u>00</u>	90	99		<u> </u>	99	<u>00</u>	99	00	00	00	00	
70	99	99	00	99	60	00	99	99		99	90	00	90	00	00	00	00	
99	00	99	00	99	00	00	00	00		00	00	99	00	00	99	00	00	
10	00	00	99	00	99	00	00	00	-	00	00	00	00	00	99	00	00	
20	00	00	99	00	00	00	00	00		00	-00	90	00	00	00	00	00	
30	99	00	00	00	00	99	00	00		00	00	00	00	99	00	00	00	
40	00	00	00	00	00	00	00	90	- '-	00	00	00	00	00	00	00	00	
50	60	00	00	00	00	00	00	00		00	00	00	00	00	00	00.	00	
60	00	00	00	99	00	99	99	00		00	00	00	99	00	00	00	99	
70	00	00	00	00	00	00	00	00		00	00	00	00	00	00	00	00	
00	99	00	00	.00	00	00	.00	00		90	00	00	00	00	00	00	00_	
10	-88	- 🌣 👸 .	- 8 8	- 88	- 88	- <u>ōŏ</u>	-88.	-66		00	-00	- 88	-00	-88		00.		٦
50	90	00	00	00	99	00	00	00		00	99	00	00	00			00	_
30	99	00	00	00	00	00	00	. 00		00	00	00	00	00		00		
40	-55	-88	- <u>ŏŏ</u>	-88.	- 88.	- 88	- <u>ŏŏ</u> .	00		<u> </u>	- <u>8</u> 8	- 00	-ĕĕ.	00		00	00	_
50	00	00	00	00	99	00	00	00		00	00	00	00	00	00	90	00	
60	00	00	60	00	00	00	00	99		00	00	00	00	00	00	00	00	
7ō-	-55	-00	- <u>ĕ</u> ĕ	- 60	00	- ō ō	- 88	00		00	00	00	00	00	00	00	00	
ōō-	99	- <u> </u>	-ēē	00	-55	-00	-00	- <sub>00</sub>		00	00	00	00	- 00	-60	00	- <u>0</u> 0	
10		00				00		99		-	00			00	99	00	00	
50	00	90		00	00	90	00	00		00	00		00	00	99	00	99	
30	- 88	-88			-88			-00		00	-88	-00	-88	-88	- 88	-88	- <u>88</u>	
40	00	00			00	00	00	00		00	00	00	00	00	00	00	00	
50	99	00		99	00	99	99	99		00	00	00	99	00	00	00	99	
<u> </u>	88	-ĕĕ		-88	-88	-88	-88	-88		00	-55	-88	- <u>ŏŏ</u>	-ĕĕ	-ĕĕ	- <u>ŏŏ</u>	- <u>88</u> .	
70	00	00		00	00	80	00	00		00	00	00	00	00	99		00	
																	•	
00	00									00					00	00	99	
10	66				- <u>88</u>						_ <u>_</u> 00						<u>-88</u> .	
20	99									00	00							
30	60									00								
40	00									99							<u>-88</u> .	
50	00									00								
60	99									00								
<u> 70</u>	00	_00	_88	_00	-58	_00	_00	_00		00	_00	_อิล	_00	_00	_55	_22	_00.	

.00	00	00	.00	00	00	00	00	00	00	00	00	00	99	00	00	00.	
10	60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
20	00	00	90	00	00	00	00	00	00	00	99	00	00	00	00	0 <i>0</i>	
30	00	00	00	00	00	00	00	00	00	00	00	99	00	00	00	00.	
40	00	00	00	00	99	00	00	00	00	00	00	00	00	00	00	00	
50	66	99	99	00	00	99	00	00	99	99	90	90	00	99	00	00	
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
70	60	00	00	00	00	00	00	99	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
10	00	00	00	00	99	00	00	00	00	00	00	00	00	99	00	00	
20	00	00	00	00	00	00	0.0	00	99	00	00	90	99	99	00	00	
30	00	00	90	00	00	00	00	00	00	90	00	00	00	60	00	99	
40	00	00	99	00	00	00	00	00	00	99	99	00	00	00	00	00	
50	00	00	99	00	00	00	00	99	00	99	00	00	00	99	00	00	
60	00	00	90	00	00	00	00	00	00	00	00	00	00	99	99	00	
<u> 20 </u>	_00	00	_00	00	_00	90	_00	_00_	_00	<u> 00</u>	90	<u> </u>	<u> </u>	<u>.00</u> .	<u>00</u>	00	
00	00	00	00	00	00	00	00	00	99	00	00	00	00	00		99 <sup>°</sup>	
10	00	00	00	00	00	00	00	00	00	00	00	00	- 00°	00	00	00	
20	00	00	00	00	00	00	00	00	00	00	00	99	00	00	00	90	
30	00	00	00	00	00	00	00	00	00	00	00	00	<u> .00</u>	00	00	00	
40	00	00	00	00	00	00	00	00	00	00	00	00	00	.00	00	00	•
50	00	99	00	00	00	00	00	99	00	00	00	00	00	99	99	99	
60	00	00	00	00	00	00	00	00	99	00	99	00	00	00	00	00	
78	Taa	-ลล	- 88	90	- ลล	90	ลิล	- ลิล	74	05	70	00	<b>フラ</b>	3B	70	00	

## Appendix C

(c) Copyright 1982 Rusco Electronic Systems -- a division of Figge International, Inc.--all rights reserved.

9D0	97	46	96	63	84	01	27	98	96	47	D6	46	97	46	D7	47			
9E0	39	00	00	00	00	00	00	00	00	99	00	00	99	00	99	00			
9F0	00	00	00	00	00	00	00	00	00	00	00	99	99	00	00	99			
A00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00			
A10	00	00	00	00	00	00	00	00	00	00	00	90	00	00	00	00			
AZ0	00			00	00	00	00												
	00	00		00						00					- ē ē	-ēē.			
A40	00	99	00	00					00		00			00	00	00			i
			00							00					00				
			-ĕĕ-		-88-			-66			-88					- <u>ŏ</u> ō:			
	00	00				00		00			00			00	00	99			
A80	00			00						00					00	00			
-A90	-ĕĕ-			- <u>ŏŏ</u> -					- <u>ŏŏ</u> -		- <u>ŏŏ</u> .		- <u>ŏŏ</u> -			-00			
AAØ	00	00	00	00	00	00		00	00	00	00	00	00	00	99	00			
AB0	00	90			00	00		00	00		00					00			
ACØ	-66-	-00	-88-		-00-				-88.	-88.		-00-		-88-		- <u>88</u> .			
ADØ	00	00	00	00	00	00			00		90				00	00			
	90	00							00							99			
AEØ AFØ	-00-	-88-	- <u>88</u> -						- <u>88</u>							- <u>00</u> . -00-			
																			- <u>.</u>
B00	00	00	00													00-	• •	- 5	•
B10	<u> </u>	-88-							<u>00</u> .				~						
B20	00	99		99	00	00	90	90	90	_00.	90	90	ַטּטַ.	ַטט	00	00			
B30	99	99	00	99.	. טט	99	99	שט	. 00.	ַ טט	.00	-00.	ָטטַ.	ָשט.	99	-00-		·* ;	
B40-		<u>-88</u> .	-88-	-88-	-88.	- <u>88</u> -	<u>-88</u> -	-88-	-88.	- <u>88</u> .	80	- 66-	-88:	-88.	-88-	.00 <u>-</u>			- : <u>-</u>
B50	99	99	99	00	99	99	99	99	90	66	20	99	90	99	66	00			į
B60	00	00							00							00			
<u>B70</u>																			• .
																00		<u>:</u>	7
B90	00	00							.00								·	- ;	-
	<u> </u>		99																:
BB0	00	00														00	<del></del>		-
BC0	00	00		00		-				00						00		•	
			_00.																
BE0	00	00		00					00	00						00			
BF0	99	00		00			00			00					99	00			
COO	00														-	00		•	•
. <u>C10</u> .			<u> </u>							<u> </u>						<u> </u>			
C20	00	00		00		00				00				00	00	00			-
C30	00	00		00	00		00	00	00	00		00	00	00	00	00			_
<u>C40</u>	<u> </u>	00		_~~	00		00	00		90			00.		00	<u>00</u> ,		=	-
C50	00	00	00	00	00	00	00	00	00	00	00		00	00	00	00			
C69	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00			
<u>CZ0</u>	_00	_00		00	<u> </u>		99.	_00	_00.	_00.		<u> 00</u> .	99	.00	<u>00</u> .	<u>00</u> .			
C80	99	00	99	99	99	99	99	99	00	99	99	99	99	99	99	99	•		
C90	00	00	00	00	00	90	00	00	00	00	00	00	00	99	99	99			
CAO.		_00		_00		00	_00	_00.	_00		00		00	00		_00	-		-
CB0	00	00	00	00		00	00	90	00	00	00	00	00	99	99	99			
CC0	00	99	99	00	00	99	00	99	99	00	99	00	00	99	99	99			
CD0		00	90		00	00	_00	00	00	00	00		00	00	<u> </u>	00			
CEO	00	00		00		00		00	00		00		00	00	00	00			
CF0			00												99	00		•	
D00	00	00	00	<u> </u>	00	00	00	00	00	00	00	00	00	00	00	00	•	<del></del> .	•

## WHAT IS CLAIMED IS:

5

10

15

20

25

30

- 1. A card reader for use in a security system having a central controller which communicates with said card reader, said card reader comprising:
  - a memory;
  - a card reader circuit for reading data stored on cards;
  - a receiver for receiving data from said central controller;
  - a sensor coupled to said receiver for sensing when communication with said central controller is lost; and
  - a memory responsive to said sensor for storing said data from said card reader in said memory during times when communication with said central controller is lost.
- 2. An apparatus as defined in Claim 1 wherein said central controller periodically polls said card reader and wherein said sensor senses when communications with said central controller is lost by the absence of poll signals from said central controller for a predetermined time.
  - 3. An apparatus as defined in Claim 1 further comprising a time keeper circuit for keeping the local time at said card reader and for synchronizing it with time kept by said central controller.
- 4. An apparatus as defined in Claim 3 further comprising a authorization circuit coupled to said card reading circuit for granting or denying access to a controlled location based upon data read from said card.
- 5. An apparatus as defined in Claim 4 wherein said memory includes an inhibit circuit to inhibit the storage of data from card reading transactions when authorization is denied.
- 6. An apparatus as defined in Claim 1, additionally comprising:

a memory monitor for détermining whether said memory is full, and

an inhibit circuit for inhibiting storage of data in said memory when said memory is full.

7. An apparatus as defined in Claim 6, further comprising an authorization circuit for authorizing access to a controlled location in response to data read from said card, wherein said authorization circuit includes an inhibit circuit to ignore data from said circuit card reader circuit when said memory is full.

5

10

15

20

25

30

- 8. An apparatus as define din Claim 7 further including a time keeper circuit for determining the time of day, and wherein said memory stores the time of day with said data from said card reader when said card is read.
- 9. An apparatus as defined in Claim 8 wherein said authorization circuit includes a signaling circuit for generating a first signal when authorization is granted and a second signal when authorization is denied.
- 10. An apparatus as defined in Claim 1 or 2 or 3 or 4 or 5 or 6 or 7 or 8 or 9 further comprising a transmitter for transmitting the data stored by said means for storing to said central controller when communication is restored.
- 11. An apparatus as defined in Claim 10 wherein said central controller polls said card reader, and wherein said transmitter transmits data for one card reading transaction from said memory at the time of each said poll from said central controller.
- 12. An apparatus as defined in Claim 4 or 7 or 8 or 9 wherein said card contains a first portion of data and a second portion of data and said authorization circuit includes a circuit for granting or denying authorization based upon said first portion of data only.
- 13. An apparatus as defined in Claim 12 wherein said memory stores said second portion of data only.

- 14. An apparatus as defined in Claim 13 wherein said memory includes means for storing the local time at the time said second portion of data is read.
- 15. A method of operating a security system which controls access to a location and which includes a local card reader and a central controller which communicate to limit access based on card data, comprising:

sensing at said local card reader for inability to communicate with said central controller;

storing card data at said local card reader during periods of inability to communicate; and

transmitting stored card data from said local card reader to said central controller when communications is restored.

16. A method, as defined in Claim 15, additionally comprising:

storing the time of day with said card data at said local card reader.

20

5

10

15

25




FIG.1





FIG. 2






FIG. 4a




FIG. 4b




FIG. 5a





FIG. 5b






FIG 6b






FIG. 6c








FIG.8b




FIG. 9




FIG. 10




FIG. II




FIG. 12




FIG 13




FIG IV




FIG. 15




FIG. 16