



Europäisches Patentamt
European Patent Office
Office européen des brevets

Publication number:

**0 110 160
A2**

EUROPEAN PATENT APPLICATION

Application number: 83110821.2

Int. Cl.³: **G 06 F 7/48**

Date of filing: 28.10.83

Priority: 29.10.82 JP 190303/82

Applicant: **TOKYO SHIBAURA DENKI KABUSHIKI
KAISHA, 72, Horikawa-cho Saiwai-ku, Kawasaki-shi
Kanagawa-ken 210 (JP)**

Date of publication of application: 13.06.84
Bulletin 84/24


Inventor: **Kanuma, Akira, 5-3-15, Zushi, Zushi-Shi
Kanagawa-ken (JP)**

Designated Contracting States: **DE FR GB**

Representative: **Lehn, Werner, Dipl.-Ing. et al, Hoffmann,
Eitle & Partner Patentanwälte
Arabellastrasse 4 (Sternhaus), D-8000 München 81 (DE)**

54 Floating-point arithmetic operation system.

57 A floating-point arithmetic operation system performing an arithmetic operation on two given operands X, Y and providing the result Z of the arithmetic operation, the operands X and Y being each classified according to their attributes; and at least part of the bits of the operand X, at least part of the bits of the operand Y or a predetermined set of bits being adopted as at least part of the result Z of the operation when the results of the classifications are one of predetermined combinations.



- 1 -

FLOATING-POINT ARITHMETIC OPERATION SYSTEM

The present invention relates to a floating-point arithmetic system, for example to such a system formed by a semiconductor integrated circuit.

- .. 5 Conventional floating-point arithmetic units generally comprise a floating-point processor under microprogram control. The classification of the input operands is often done by a microprogram. Similarly, exception handling in accordance with the classification in terms of an attribute of a number (zero, infinity, not-a-number, normalized number, denormalized number, etc.) is often done
10 by a microprogram.

Where the classification of the operands is done by a
15 microprogram, at least one machine cycle is necessary to execute the classification. Moreover, a number of

machine cycles are needed for the exception handling.
As a result, the processing by the conventional system
is slow.

5 An object of the invention is to provide a float-
floating-point arithmetic unit which can perform
classification of the input operand and exception
processing at a high speed.

 According to the invention, there is provided a
10 floating-point arithmetic operation system performing
an arithmetic operation on two given operands X, Y
and providing the result Z of the arithmetic operation,
comprising:

 an X classification circuit receiving at least
15 part of the bits representing the operand X to classify
the operand X and producing at least one X class signal
indicative of the result of the classification;

 a Y classification circuit receiving at least part
of the bits representing the operand Y to classify the
20 operand Y and producing at least one Y class signal
indicative of the result of the classification; and

 adopting means responsive to the X class signal,
and Y class signal for adopting, at least part of the
bits of the operand X, at least part of the bits of the
25 operand Y or a predetermined set of bits, as at least
part of the result Z of the operation when the signifi-
cances of the X class signal and the Y class signal

form one of predetermined combinations.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

5 Fig. 1 is a block diagram showing an embodiment
of a floating-point arithmetic operation system
according to the invention;

 Figs. 2A, 2B and 2C show formats of floating-
point numbers as expressed at various part of the
system;

10 Fig. 3 is a block diagram showing an example of
a classification circuit;

 Fig. 4 is a table showing the relationship between
the combination of the kind of operation to be perform-
ed and the classes of the operands and the value of Z,
15 i.e., the result of operation;

 Fig. 5 shows in detail an example of a control
PLA;

 Figs. 6 and 7 show in detail an example of a
mantissa comparator; and

20 Figs. 8 - 10 show in detail an example of a
selector and a sign circuit.

DESCRIPTION OF THE EMBODIMENT

 Fig. 1 shows a floating-point arithmetic operation
system of an embodiment of the invention.

25 A first or X register 1 is a register receiving
and storing a first operand X of 32 bits. A second or
Y register 2 is a register receiving and storing a

second operand Y of 32 bits. Each of the operands X, Y is represented by the format as shown in Fig. 2A according to a recently proposed IEEE Standard. In Fig. 2A, S is the sign bit, the field E is for 8-bit exponent whose value is biased by 127 ($= 2^7 - 1$), and the field F is for the 23-bit fraction, which, together with an implicit leading 1, yields the mantissa having a value 1.F. A normalized nonzero number as represented by the format of Fig. 2A has a value:

10

$$(-1)^S * 2^{E-127} * (1.F)$$

A first or X classification circuit 3 receives 31 bits in the fields E and F of the operand X from the X register 1 and determines the class of the operand X. The classification of the operands is made by attribute of the operands into five categories or classes, i.e., zero (ZERO), infinity (INF), not-a-number (NAN), normalized number (NML) and denormalized number (DNL). The X classification circuit 3 has six output lines, five of which are used to transmit signals $\overline{\text{ZERO}}$, $\overline{\text{INF}}$, $\overline{\text{NAN}}$, $\overline{\text{NML}}$ and $\overline{\text{DNL}}$, each of which is "0" when the operand X from the X register 1 is of the particular class. The remaining one output line is used to transmit a signal E0, which is "1" when the LSB in the field E is "1" or the operand X is DNL.

Fig. 3 shows in detail an example of the X classification circuit 3. As illustrated, it comprises a

NOR gate 101 receiving 23 bits of the field F of the operand X. Its output is "1" when all the bits in the field F are "0". A second NOR gate 105 receives 8 bits of the field E of the operand X. Its output is

5 "1" when all the bits in the field E are "0", i.e., $E = 0$. An AND gate 107 also receives the 8 bits of the field E. Its output is "1" when the bits in the field E are all "1", i.e., $E = 255$. A NOT circuit 102 inverts the output of the NOR gate 101. A NAND gate 103

10 receives the outputs of NOR gates 101 and 105, and its output $\overline{\text{ZERO}}$ is "0" when the operand X is zero. A NAND gate 104 receives the outputs of the NOR gate 101 and the AND gate 107 and its output $\overline{\text{INF}}$ is "0" when the operand X is an infinity. A NAND gate 108 receives the

15 outputs of the NOT circuit 102 and the AND gate 107 and its output $\overline{\text{NAN}}$ is "0" when the operand X is not-a-number. A NAND gate 106 receives the outputs of the NOT circuit 102 and the NOR gate 105 and its output $\overline{\text{DNL}}$ is "0" when the operand X is a denormalized number. A NAND gate 111

20 receives the outputs of the NAND gates 103, 104, 106 and 108 and its output $\overline{\text{NML}}$ is "0" when the operand X is a normalized number. A NOT circuit 109 inverts the LSB XE0 of field E of the operand X. A NAND gate 110 receives the outputs of the NOT circuit 109 and the NAND gate 106

25 and its output E0 is "1" when the LSB of the field E of the operand X is "1" or the operand X is a denormalized number. The E0 is used as a substitute for the LSB of

the exponent.

A second or Y classification circuit 4 receives 31 bits in the fields E and F of the operand Y from the Y register 2 and determine the class of the
5 operand Y. The structure and function of the Y classification circuit 4 are similar to those of the X classification circuit 3.

A class bus 5 comprises 10 signal lines carrying the signals \overline{XZERO} , \overline{XINF} , \overline{XNML} , \overline{XNAN} , \overline{XDNL} which are
10 the same as \overline{ZERO} , \overline{INF} , \overline{NML} , \overline{NAN} , \overline{DNL} from the X classification circuit 3 and the signals \overline{YZERO} , \overline{YINF} , \overline{YNML} , \overline{YNAN} , \overline{YDNL} which are the same as \overline{ZERO} , \overline{INF} , \overline{NML} , \overline{NAN} , \overline{DNL} from the Y classification circuit 4.

An X bus 6 comprises 33 signal lines, 31 of which
15 carry the sign bit, all the bits in the field F and the bits in the field E, except the LSB, of the output of the X register 1. The remaining two signal lines carry the outputs \overline{DNL} and E0 of the X classification circuit 3. The output E0 is used to constitute the exponent's LSB.
20 The output \overline{DNL} is used to constitute the implied "1" bit of the mantissa M. Thus, the operand X is represented on the bus 6 by the format shown in Fig. 2B.

A Y bus 7 has a similar composition, except that it receives signals from the Y register 2 and the Y
25 classification circuit 4 instead of the X register 1 and the X classification circuit 3.

A command bus 8 comprises three signal lines carrying

signals A, S and M which are used to command addition, subtraction and multiplication, respectively, by being set at "1".

5 A multiplication section 20 comprises a normal or ordinary floating-point multiplication unit 20A, which comprises a sign processor 21, an exponent processor 22 and a mantissa processor 23.

10 The sign processor 21 comprises an Exclusive-OR gate receiving the sign bits from the X bus 6 and the Y bus 7.

15 The exponent processor 22 receives the 8-bit exponent from each of the X bus 6 and the Y bus 7, and comprises a circuit for adding the two exponents and making adjustment for normalization. It produces an 8-bit output signifying the exponent of the result Z of the multiplication (product). When the exponent field E becomes negative through the process of adjustment for normalization, an output signal SIGN becomes "1".

20 The mantissa processor 23 comprises a circuit for performing a fixed point multiplication on the two mantissas and a normalization circuit for normalizing the result of the fixed point multiplication. The processor 23 receives the 24-bit mantissa from each of the X bus 6 and the Y bus 7, and produce 23 bit fraction for the result Z. Its additional output LONGSHIFT becomes "1" when the normalization requires rightward shift of more than 24 bits, and its further output POV becomes "1"

when the exponent overflows.

A fraction selector 26 receives the 23 bit fraction signal from the mantissa processor 23 and the 23 bit output of a ROM 26A. The 23 bits from the ROM
5 26A are all "0".

The fraction selector control circuit 27 receives the signals LONGSHIFT and POV from the mantissa processor 23 and the signals \overline{XZERO} , \overline{YZERO} , \overline{XDNL} , and \overline{YDNL} from the class bus 5, and determines MZERO by the following
10 logical equation.

$$MZERO = XZERO + YZERO + XDNL \cdot YDNL + POV + LONGSHIFT$$

The fraction selector 26 is controlled by the signals MZERO and \overline{MZERO} from the control circuit 27 and selects
15 the output of the ROM 26A when the signal MZERO is "1", and selects the output of the processor 23 when \overline{MZERO} is "1".

An exponent selector 24 receives the 8 bit exponent signal from the exponent processor 22 and the 8 bit outputs of ROM's 24A and 24B. The 8 bits from the ROM 24A
20 are all "1", while the 8 bits from the ROM 24B are all "0".

An exponent selector control circuit 25 receives the signal POV from the mantissa processor 23, the signal
25 SIGN from the exponent processor 22 and the signals \overline{XZERO} , \overline{YZERO} , \overline{XDNL} and \overline{YDNL} from the class bus 5, and determines the signals EONE, EZERO and ENORMAL by the

following logical equations:

$$EONE = POV$$

$$EZERO = XZERO + YZERO + XDNL \cdot YDNL + SIGN$$

$$ENORMAL = \overline{EONE + EZERO}$$

5 The exponent selector 24 is controlled by the exponent selector control circuit 25 and selects the output of the ROM 24A when the signal EONE is "1", selects the output of the ROM 24B when the signal EZERO is "1", and selects the output of the exponent when the signal
10 ENORMAL is "1".

 When at least one of the operands X and Y is ZERO, the signals MZERO and EZERO are both "1". When the operands X and Y are both DNL, the signals MZERO, EZERO are both "1". The signal MZERO is also "1" when the
15 signal POV or the signal LONGSHIFT is "1". The signal EONE is "1" when the signal POV is 1, i.e., an exponent overflow occurs. The signal EZERO is "1" when the exponent underflow occurs. The signal ENORMAL becomes "1" when neither EONE nor EZERO is "1".

20 The outputs of the exponent selector 24 and the fraction selector 26, together with the output of the sign circuit 21 form a 32 bit output of the multiplication section 20.

 An addition/subtraction section 40 receives 33 bits
25 from the X bus 6 and 33 bits from the Y bus 7. It also receives the signal S from the command bus 8 and the

signals from the class bus 5. It comprises a normal or ordinary floating-point addition/subtraction unit 40A comprising an array of adders. The addition/subtraction unit 40A performs either addition or subtraction depending on the significance of the signal S. More particularly, it performs addition when the signal S is "0", and it performs subtraction when the signal S is "1".

The addition/subtraction section 40 has a further function of adopting a predetermined set of bits as at least part of the result of the operation, in place of the corresponding bits of the result of operation performed by the unit 40A, when either operand is one of special classes.

A selector 32 receives the outputs of the multiplication section 20 and the addition/subtraction section 40, and selects the output of the multiplication section 20 when the signal M is "1" and selects the output of the addition/subtraction section 40 when the signal M is "0".

An exception handling section 10 comprises a mantissa comparator 11, a control PLA (programmable logic array) 12, a selector 13 and a sign circuit 14.

The mantissa comparator 11 reads 24-bit mantissa from each of the X bus 6 and the Y bus 7. Its output $(X > Y)_0$ becomes "1" when the mantissa of the operand X is found to be greater than the mantissa of the operand Y.

Fig. 6 shows in detail the mantissa comparator
 11. As shown, it comprises 24 comparison units CMP0
 - CMP23, receiving respective bits XM0 - XM23 and YM0
 - YM23 of the mantissas of the operand X and the
 5 operand Y.

Fig. 7 shows in detail one of the comparison units
 CMP_i (i = 0 - 23). It receives one each bit XM_i, YM_i
 of the operands X, Y. It also receives signals (X=Y)_{i+1}
 and (X>Y)_{i+1} from a comparison unit CMP_{i+1} for the next
 10 higher bit. When the signal (X=Y)_{i+1} is "1", it
 signifies that the higher order bits (down to the next
 higher bit (i+1)) at the mantissas of the operands are
 identical to each other. When the signal (X>Y)_{i+1} is
 "1", it signifies that the comparison down to the next
 15 higher bit (i+1) has revealed that the mantissa of X is
 greater than the mantissa of Y. How these signals
 (X=Y)_{i+1} and (X>Y)_{i+1} are derived will be understood
 from the following description on how the signals
 (X=Y)_i and (X>Y)_i are derived. The comparison unit
 20 CMP23 of the MSB always receives "1" for the (X=Y)_{i+1}
 signal, and "0" for the (X>Y)_{i+1} signal.

As illustrated, the comparison unit CMP_i comprises
 NOT circuits 501, 502, 503, respectively receiving the
 signals (X=Y)_{i+1}, (X>Y)_{i+1}, XM_i. An AND gate 504 and
 25 a NOR gate 505 receives the signals XM_i and YM_i. A NOR
 gate 506 receives the outputs of the AND gate 504 and
 the NOR gate 505. An OR gate 507 receives the outputs

of the NOT circuits 501, 503 and the signal YM_i . A NOR gate 508 receives the outputs of the NOT circuit 501 and the NOR gate 506. A NAND gate 509 receives the outputs of the OR gate 507 and the NOT circuit 502.

5 The output of the NOR gate 508 constitutes a signal $(X=Y)_i$ and the output of the NAND gate constitutes a signal $(X>Y)_i$. The function of the logical network described can be represented by the following logical expressions.

$$10 \quad (X=Y)_i = (X=Y)_{i+1} \cdot (\overline{XM_i} \oplus \overline{YM_i})$$

$$(X>Y)_i = (X>Y)_{i+1} + XM_i \cdot \overline{YM_i} \cdot (X=Y)_{i+1}$$

These signals $(X=Y)_i$ and $(X>Y)_i$ are supplied to a comparison unit CMP_{i-1} for the next lower bit. The signal $(X>Y)_0$ from the comparison circuit CMP_0 for the LSB indicates the ultimate result of the comparison between the mantissas of the operands X and Y and is used as the output of the mantissa comparator 11.

The control PLA 12 receives 6 bit signals \overline{XZERO} , \overline{XINF} , \overline{XNAN} , \overline{YZERO} , \overline{YINF} , \overline{YNAN} from the class bus 5.

20 The control PLA 12 also receives the sign bit XS from the X bus 6, and the sign bit YS from the Y bus 7, and the signals A and S from the command bus 8 respectively commanding addition and subtraction.

Fig. 5 shows in detail the control PLA 12. As illustrated, it comprises NOT circuits 251 - 257 respectively receiving the signals \overline{XZERO} , \overline{XINF} , \overline{XNAN} ,

\overline{YZERO} , \overline{YINF} , \overline{YNAN} and $(X>Y)_0$. It also comprises an Exclusive-OR gate 258 receiving the signals XS and YS, an Exclusive-OR gate 259 receiving the output of the Exclusive-OR gate 258 and the signal S, a NOT circuit 260 receiving the output of the Exclusive-OR gate 259, a NOR gate receiving the signals A and S, a NOT circuit 262 receiving the output of the NOR gate and a NAND gate 263 receiving the signals \overline{XINF} , \overline{XNAN} , \overline{YINF} , and \overline{YNAN} . The output EX is therefore given by:

$$EX = XINF + XNAN + YINF + YNAN$$

The PLA 12 further comprises an AND circuit block 51 and an OR circuit block 52. The inputs to the AND circuit block 51 are those coupled to the upper ends of the vertical conductors or columns. The outputs of the AND circuit block 51 are derived from the horizontal conductors or rows 201 - 221. The output of each row is given as a product of inversions of those inputs of the columns whose intersections with the row in question are circled.

The inputs to the OR circuit 52 are placed on the horizontal conductors or rows connected to the outputs of the AND circuit 51. The outputs of the OR circuit 52 are derived from the vertical conductors or columns 222 - 225. The output of each column is given as the result of NOR operation of the inputs of the rows whose intersection with the column in question are circled.

It will therefore be appreciated that the outputs

on the respective conductors 201 - 225 or their inversions are given by the following expressions:

$$\begin{aligned}
 201 &= XINF \cdot \overline{YZERO} \cdot \overline{YINF} \cdot \overline{YNAN} \\
 5 \quad 202 &= (A+S) \cdot XINF \cdot YZERO \\
 203 &= (\overline{S \oplus XS \oplus YS}) \cdot XINF \cdot YINF \\
 204 &= XNAN \cdot \overline{YZERO} \cdot \overline{YINF} \cdot \overline{YNAN} \\
 205 &= XNAN \cdot YZERO \\
 206 &= XNAN \cdot YINF \\
 10 \quad 207 &= XNAN \cdot YNAN \cdot (\overline{X>Y})_0 \\
 208 &= (\overline{A+S}) \cdot XINF \cdot YINF \\
 209 &= XINF \cdot YNAN \\
 210 &= XNAN \cdot YNAN \cdot (X>Y)_0 \\
 211 &= \overline{XZERO} \cdot \overline{XINF} \cdot \overline{XNAN} \cdot YINF \\
 15 \quad 212 &= (A+S) \cdot XZERO \cdot YINF \\
 213 &= \overline{XZERO} \cdot \overline{XINF} \cdot \overline{XNAN} \cdot YNAN \\
 214 &= XZERO \cdot YNAN \\
 215 &= (\overline{S \oplus XS \oplus YS}) \cdot (A+S) \cdot XINF \cdot YINF \\
 216 &= (\overline{A+S}) \cdot XINF \cdot YZERO \\
 20 \quad 217 &= (\overline{A+S}) \cdot XZERO \cdot YINF \\
 218 &= (\overline{A+S}) \cdot XINF \cdot YZERO \\
 219 &= (\overline{A+S}) \cdot XZERO \cdot YINF \\
 220 &= (\overline{A+S}) \cdot XINF \cdot \overline{YZERO} \cdot \overline{YNAN} \\
 221 &= (\overline{A+S}) \cdot \overline{XZERO} \cdot \overline{XNAN} \cdot YINF \\
 25 \quad 222 &= (S \oplus XS \oplus YS) \cdot (A+S) \cdot XINF \cdot YINF \\
 &\quad + (\overline{A+S}) \cdot XINF \cdot YZERO + (\overline{A+S}) \cdot XZERO \cdot YINF \\
 223 &= (\overline{A+S}) \cdot XINF \cdot \overline{YZERO} \cdot \overline{YNAN}
 \end{aligned}$$

$$\begin{aligned}
 & + (\overline{A+S}) \cdot \overline{XZERO} \cdot \overline{XNAN} \cdot YINF \\
 224 = & XINF \cdot \overline{YZERO} \cdot \overline{YINF} \cdot \overline{YNAN} \\
 & + (A+S) \cdot XINF \cdot YZERO \\
 & + (\overline{S \oplus XS \oplus YS}) \cdot XINF \cdot YINF \\
 5 \quad & + XNAN \cdot \overline{YZERO} \cdot \overline{YINF} \cdot \overline{YNAN} \\
 & + XNAN \cdot YZERO + XNAN \cdot YINF \\
 & + XNAN \cdot YNAN \cdot (\overline{X>Y})_0 + XINF \cdot YINF \cdot (\overline{A+S}) \\
 225 = & XINF \cdot YNAN + XNAN \cdot YNAN \cdot (X>Y)_0 \\
 & + \overline{XZERO} \cdot \overline{XINF} \cdot \overline{XNAN} \cdot YINF \\
 10 \quad & + (A+S) \cdot XZERO \cdot YINF \\
 & + \overline{XZERO} \cdot \overline{XINF} \cdot \overline{XNAN} \cdot YNAN + XZERO \cdot YNAN
 \end{aligned}$$

The output on the conductors 222, 224, 225 are inverted by inverters 264, 265, 266 to become signals NAN, OX, OY, respectively, while the outputs on the conductors 218, 219, 223 constitute signals fNAN0, fNAN1, \overline{PS} , respectively, so that these signals (or their inversions) are represented by the following expressions:

$$\begin{aligned}
 20 \quad fNAN1 &= 219 \\
 &= (\overline{A+S}) \cdot XZERO \cdot YINF \\
 fNAN0 &= 218 \\
 &= (\overline{A+S}) \cdot XINF \cdot YZERO \\
 \cdot NAN &= 222 \\
 25 \quad &= (S \oplus XS \oplus YS) \cdot (A+S) \cdot XINF \cdot YINF \\
 &+ (\overline{A+S}) \cdot XINF \cdot YZERO \\
 &+ (\overline{A+S}) \cdot XZERO \cdot YINF \\
 PS &= 223 \\
 &= (\overline{A+S}) \cdot XINF \cdot \overline{YZERO} \cdot \overline{YNAN}
 \end{aligned}$$

$$\begin{aligned}
 & + (\overline{A+S}) \cdot \overline{XZERO} \cdot \overline{XNAN} \cdot YINF \\
 OX & = \overline{224} \\
 & = XINF \cdot \overline{YZERO} \cdot \overline{YINF} \cdot \overline{YNAN} \\
 & + (A+S) \cdot XINF \cdot YZERO \\
 5 \quad & + (\overline{S \oplus XS \oplus YS}) \cdot XINF \cdot YINF \\
 & + XNAN \cdot \overline{YZERO} \cdot \overline{YINF} \cdot \overline{YNAN} \\
 & + XNAN \cdot YZERO + XNAN \cdot YINF \\
 & + XNAN \cdot YNAN \cdot (\overline{X>Y})_0 \\
 & + XINF \cdot YINF \cdot (\overline{A+S}) \\
 10 \quad OY & = \overline{225} \\
 & = XINF \cdot YNAN + XNAN \cdot YNAN \cdot (X>Y)_0 \\
 & + \overline{XZERO} \cdot \overline{XINF} \cdot \overline{XNAN} \cdot YINF \\
 & + (A+S) \cdot XZERO \cdot YINF \\
 & + \overline{XZERO} \cdot \overline{XINF} \cdot \overline{XNAN} \cdot YNAN + XZERO \cdot YNAN
 \end{aligned}$$

15

Moreover, the output of the Exclusive-OR gate 258 is given by:

$$XS \oplus YS$$

20 This signal is used as another output of the control PLA 12.

The selector 13 receives 31 bit signal, which does not include the sign bit and the \overline{DNL} bit in Fig. 2B, from each of the X bus 6 and the Y bus 7. It also receives 25 a combination of 29 bits, which are all "1", from a ROM 13A and two bits fNAN0, fNAN1 from the control PLA 12, the two bits fNAN0, fNAN1 forming the LSB and the second

least significant bit. Thus, the bit array of the "combination" is as shown in Fig. 2C.

The selector 13 selects one of the three inputs in accordance with signals OX, OY, NAN supplied from the control PLA and acting as selection control signals. More specifically, when the signal OX is "1", the input from the X bus 6 is selected. When the signal OY is "1", the input from the Y bus 7 is selected. When the signal NAN is "1", the "combination" is selected.

Fig. 8 shows in detail the selector 13 and the sign circuit 14. As illustrated, the selector 13 comprises 31 selection units SELC0 - SELC30 receiving, at first input terminals XM0 - XM22 and XE0 - XE7 from the X bus 6, at second input terminals YM0 - YM22 and YE0 - YE7 from the Y bus 7, and, at third input terminals, fNAN0 - fNAN1 from the control PLA 12 and "1" "1" from the ROM 13A. The selection by each selection unit is in accordance with the signals OX, OY, NAN from the control PLA 12.

The sign circuit 14 receives the sign bit XS from the X bus 6, the sign bit YS from the Y bus 7, the signals $XS \oplus YS$, \overline{PS} , OX, OY from the control PLA 12, the signal \overline{YNAN} from the class bus 5 and the signal S from the command bus 8, and determines the significance of the output EXH31, which forms the sign bit of Z, in accordance with the significance of the inputted signals.

The outputs EXH0 - EXH31 of the selector 13 and the

sign circuit 14 form a 32 bit array of the proposed IEEE standard (Fig. 2A).

Fig. 9 shows in detail one of the selection units SELC0 - SELC30. As illustrated this selection unit
 5 SELC_i comprises a transfer gate 301 receiving a data bit from the X bus, a transfer gate 302 receiving a data bit from the Y bus, and a transfer gate 303 receiving a data bit 303 from the ROM 13 or one of fNAN1 and fNAN0. The transfer gates 301, 302 and 303
 10 are made open when the corresponding one of the signals OX, OY and NAN is "1". An amplifier 304 amplifies the selected output of the transfer gates. The output of the amplifier 304 constitutes the output EXH_i of the selection unit SELC_i.

Fig. 10 shows in detail the sign circuit 14. A
 15 NOT circuit 404 receives the signal \overline{PS} . An AND gate 401 receives the signal $XS \oplus YS$ and the output of the NOT circuit 404. An AND gate 406 receives the signal S and the signal \overline{YNAN} . An Exclusive-OR gate 407 receives the
 20 signal YS and the output of the AND gate 406. An AND gate 402 receives the output of the Exclusive-OR gate 407, the signal \overline{PS} , and the signal OY. An AND gate 403 receives the signal XS, the signal \overline{PS} and the signal OX. An OR gate 405 receives the outputs of the AND gates 401,
 25 402 and 403. The output of the OR gate constitutes the output EXH31 of the sign circuit 14. The output EXH31 is therefore given by:

$$EXH31 = (XS \oplus YS) \cdot PS + (YS \oplus (S \cdot \overline{YNAN})) \cdot \overline{PS} \cdot OY + XS \cdot \overline{PS} \cdot OX$$

Fig. 4 shows the relationship between some of combinations of the inputs, i.e., the types of the given operands and the kinds of arithmetic operation commanded and the output, i.e., how the value of the output Z and its sign bit should be determined. The value in the columns ZERO, INF, NAN for the operand X is "1" or "0" depending on whether the operand X is ZERO, INF or NAN. The value in the columns ZERO, INF, NAN for the operand Y is "1" or "0" depending on whether the operand Y is ZERO, INF or NAN. The value in the column A+S (= \bar{M}) is "1" when either addition or subtraction is commanded and is "0" when multiplication is commanded. "X" in the column Z(efZ) signifies that the Z = X, so that all the bits of X should be used, without change, as the bits of Z. "(X)" in the same column signifies that the exponent and the fraction of Z are equal to those of X, so that all the bits except the sign bit should be used, without change, as the bits of Z. "Y" and "(Y)" in the same column have similar significances. "NAN" in the column Z(efZ) indicates that exponent and fraction of Z should have a value of NAN, i.e., the exponent should be all "1" as prescribed by the proposed IEEE standard and the fraction should be one of the predetermined values. The value of the fraction for each case NAN(#1), NAN(#2), NAN(#3) is as indicated in the column fZ. The column ZS is provided to indicate the

sign bit of Z where the column Z(efZ) does not specify the sign bit of Z or where Z is NAN.

The output of the selector 13 and the output of the sign circuit 14 form a 32 bit output of the exception handling section 10.

A selector 31 receives the output of the exception handling section 10 and the selector 32. It also receives the signal EX from the control PLA12. It selects the output of the exception handling section 10 when the signal EX is "1", and selects the output of the selector 32 when the signal EX is "0".

In operation, operands in the X register 1 and the Y register 2 are supplied to the X classification circuit 3 and the Y classification circuit 4, and classified into ZERO, INF, NAN, DNL and NML. The signals $\overline{\text{ZERO}}$, $\overline{\text{INF}}$, $\overline{\text{NAN}}$, $\overline{\text{DNL}}$ and $\overline{\text{NML}}$ indicative of the results of the classification are transferred via the class bus 5 and delivered to the control PLA12, the exponent selector control circuit 25 and the fraction selector control circuit 27. Thus, the signals indicative of the results of the classification are used in the multiplication section 20 to directly produce the value for Z (the result of arithmetic operation) without recourse to normal floating-point multiplication operation when either or both of the operands is of one of special classes (ZERO, DNL). Similar processing is performed in the addition/subtraction section 40 to directly

produce the value of Z without recourse to normal floating-point addition/subtraction operation when either or both of the operands is of one of special classes.

When the combination of the kind of arithmetic operation to be performed and the classes of the operands X and Y is one of those shown in the table of Fig. 4, 32-bit value of Z, which is the result of exception handling, is produced by the exception handling section 10 and is supplied to the selector 31, which selects, responsive to the signal EX from the control PLA 12, the result of the exception handling.

As has been described, the invention provides a floating-point arithmetic operation system having hardware units for classifying the operands and performing exception handling. The system is therefore capable of attaining a higher processing speed than conventional systems with a microprogram for the exception handling.

- Claims:

1. A floating-point arithmetic operation system performing an arithmetic operation on two given operands X, Y and providing the result Z of the arithmetic operation, characterised by:

5 an X classification circuit (3) receiving at least part of the bits representing the operand X to classify the operand X and producing at least one X class signal indicative of the result of the classification;

a Y classification circuit (4) receiving at least
10 part of the bits representing the operand Y to classify the operand Y and producing at least one Y class signal indicative of the result of the classification; and

adopting means (20) responsive to the X class signal, and Y class signal for adopting, at least part of the
15 bits of the operand X, at least part of the bits of the operand Y or a predetermined set of bits, as at least part of the result Z of the operation when the significances of the X class signal and the Y class signal form one of predetermined combinations.

20

2. A system according to claim 1 characterised in that said adopting means comprises:

a control logic circuit (25,27) responsive to the X class signal and the Y class signal for producing a set of
25 control signals; and

selecting means (24,26) receiving, as the inputs, the

operand X, the operand Y and at least one predetermined set of bits and selecting one of the inputs in accordance with the control signals.

5 3. A system according to claim 2 characterised in that
 said control logic circuit is also connected to receive a
 command signal specifying the kind of arithmetic
 operation to be performed, and is also dependent on
 the command signal in determining the significance of
10 said set of control signals.

 4. A system according to claim 1 further characterised by:
 a normal floating-point arithmetic operation unit
 (20A) performing an arithmetic operation on the operands
15 X and Y; and

 a control circuit (25,27) responsive to the X class
 signal and the Y class signal for producing a set of
 control signals ,

 wherein said adopting means comprises select-
20 ing means (24,26) receiving the result of the arithmetic operation performed by said normal floating-point arithmetic operation unit, at least part of the bits of the operand X, at least part of the bits of the operand Y, and a predetermined set of bits and selectively producing one
25 of the inputs in accordance with the control signals.

5. A system according to claim 4 characterised in that said normal floating-point arithmetic operation unit comprises a normal floating-point multiplication unit (20A) comprising a mantissa processor (23) performing multiplication on the mantissas of the operands X and Y and normalization where necessary and an exponent processor (22) performing addition of the exponents of the operands X and Y, and adjustment attendant on the normalization.

6. A system according to claim 1 further characterised by: a normal floating-point arithmetic operation unit (20A) performing an arithmetic operation on the operands X and Y whose classes do not form any of said predetermined combinations; and

15 a control circuit (25,27) responsive to the X class signal and the Y class signal for producing a set of control signals,

wherein said adopting means comprises selecting means (24,26) receiving the result of the arithmetic operation performed by said normal floating-point arithmetic operation unit, at least part of the bits of the operand X, at least part of the bits of the operand Y, and a predetermined set of bits and selectively producing one of the inputs in accordance with the control signals.

25

7. A system according to claim 6 characterised in that said normal floating-point arithmetic operation unit comprises a normal

floating-point multiplication unit (20A) comprising a
mantissa processor (23) performing multiplication on the
mantissas of the operands X and Y and normalization
where necessary and an exponent processor (22) performing
5 addition of the exponents of the operands X and Y,
and adjustment attendant on the normalization.

FIG. 1




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3




FIG. 4

INPUT							OUTPUT			
X			Y			A+S (=M)	OTHER CONDITIONS	Z (efZ)	ZS	fZ
ZERO	INF	NAN	ZERO	INF	NAN					
0	1	0	0	0	0	1		X		
0	1	0	1	0	0	1		X		
0	1	0	0	1	0	1	$\{ \overline{S \oplus XS \oplus YS} = 1 \}$ $\{ S \oplus XS \oplus YS = 1 \}$	$\{ X$ $NAN(*1)$	0	7FFFFC
0	1	0	0	0	1	1		Y		
0	0	1	0	0	0	1		X		
0	0	1	1	0	0	1		X		
0	0	1	0	1	0	1		X		
0	0	1	0	0	1	1	$\{ (X > Y)_0 = 0 \}$ $\{ (X > Y)_0 = 1 \}$	$\{ X$ Y		
0	0	0	0	1	0	1		(Y)	$S \oplus YS$	
1	0	0	0	1	0	1		(Y)	$S \oplus YS$	
0	0	0	0	0	1	1		Y		
1	0	0	0	0	1	1		Y		
0	1	0	0	0	0	0		(∞)	$XS \oplus YS$	
0	1	0	1	0	0	0		NAN(*2)	0	7FFFFD
0	1	0	0	1	0	0		(∞)	$XS \oplus YS$	
0	1	0	0	0	1	0		Y		
0	0	1	0	0	0	0		X		
0	0	1	1	0	0	0		X		
0	0	1	0	1	0	0		X		
0	0	1	0	0	1	0	$\{ (X > Y)_0 = 0 \}$ $\{ (X > Y)_0 = 1 \}$	$\{ X$ Y		
1	0	0	0	1	0	0		NAN(*3)	0	7FFFFE
1	0	0	0	0	1	0		Y		
0	0	0	0	1	0	0		(∞)	$XS \oplus YS$	
0	0	0	0	0	1	0		Y		

[illegible]

6/8

FIG. 6

11
MANTISSA
COMPARATOR




FIG. 7




FIG. 9





FIG. 10



8/8

FIG. 8

