



Europäisches Patentamt
European Patent Office
Office européen des brevets

Publication number:

0 117 494
A1

EUROPEAN PATENT APPLICATION

Application number: 84101649.6

Int. Cl.³: **H 02 P 8/00, G 05 D 13/62**

Date of filing: 17.02.84

Priority: 23.02.83 JP 29008/83
02.11.83 JP 206381/83
12.11.83 JP 212798/83

Date of publication of application: 05.09.84
Bulletin 84/36

Designated Contracting States: CH DE FR GB IT LI SE

Applicant: **AIDA ENGINEERING, LTD.**, 2-10 Ohyamacho,
Sagamihara Kanagawa (JP)


Inventor: **Uehara, Tadayoshi**, 3-7-7 Yokohama,
Sagamihara, Kanagawa (JP)
Inventor: **Oyamada, Yasuhiko**, 3-8-1 Nihonmatsu,
Sagamihara, Kanagawa (JP)

Representative: **Röse, Horst, Dipl.-Ing. et al**,
Patentanwälte Dipl.-Inge. Röse, Kosel & Sobisch
Odastrasse 4a Postfach 129, D-3353 Bad
Gandersheim 1 (DE)

Speed control device for stepping motor.

A speed control device for a stepping motor is disclosed which is possible to freely control the running speed of the stepping motor when driving it in a closed loop.

Its mechanism is designed to be possible to decide which excitation phase to be excited according to a phase difference between the output signals emitted from the encoder and the speed-variable reference clock signals and to make the running speed of the stepping motor follow to the instruction of said reference clock signals.



Patentanwälte
Dipl.-Ing. Horst Röse
Dipl.-Ing. Peter Kosel
Dipl.-Ing. Peter Schisch
Odastraße 4 a - Postf. 129
D-3353 Bad Gandersheim 1
Tel. (053 82) 40 38

0117494
Bad Gandersheim, 16. Febr. 1984
Unsere Akten-Nr.: 2505/22EP

01 SPEED CONTROL DEVICE FOR STEPPING MOTOR

Technical Field Of The Invention

The present invention relates to a speed control device for^astepping motor, and more particularly to a speed control
05 system for^astepping motor to make it possible to freely control the speed thereof when actuating said stepping motor in a so-called closed loop.

Technical Background And Its Controversial Point Of The Invention

10 As is commonly known, the stepping motor is generally employed in^{an}open loop because it has two specific characters that (1) its running speed is proportional to a generating speed of the pulses and (2) its revolutionary frequency is proportioned to a generating number of the pulses. However,
15 if the stepping motor is used in^{an}open loop, there may be some cases where it runs into^{an}unforeseen disorder due to a fluctuation of the load falling on the motor. For this reason, when a stability of the performance is specifically requested, a closed loop control system is generally used which is possible to change an excitation mode on the basis of information
20 showing a current phase of the stepping motor which are obtained by feeding encoder output signals back to a pulse distributor.

Where using the stepping motor in the closed loop in this

01 way, the aforementioned disorder due to said load fluctuation
can positively be prevented. However, it is impossible to give
instructions of intermediate speed and in consequence to set
freely the speed of ^{the} stepping motor because such a speed con-
05 trol method is to be realized by changing over an excitation
mode prepared in advance.

OBJECTS AND BRIEF SUMMARY OF THE INVENTION

It are, therefore, outstanding objects of the present in-
vention to eliminate such drawbacks of prior art and to pro-
10 vide a new and unique speed control device for ^a stepping motor
which enables controlling freely the running speed of the step-
ping motor, especially used in the closed loop.

That is to say, the speed control device for ^a stepping
motor under the present invention is to realize the above-noted
15 objects through a unique contrivance which comprises a
means electrically generating an excitation pattern given
to the stepping motor, a means renovating said excitation
pattern, a means comparing a current speed of the stepping
motor with an instruction speed given thereto, a means chang-
20 ing a renovation speed of said excitation pattern according
to a difference between the current speed and the instructed
speed of the stepping motor and a means making said current
speed follow the said instructed speed.

BRIEF DESCRIPTION OF THE DRAWINGS

25 The present invention will more fully be understood,

01 together with further advantages thereof, by reference to the
following specification taken in connection with the accom-
panying drawings, in which ;

Fig.1 is a block diagram showing an embodiment of the pres-
05 ent invention,

Fig.2 is a timing chart of ^aworking example of the phase
detector,

Fig.3 is a block diagram showing another embodiment of the
present invention,

10 Figs.4 and 5 are timing charts of output pulses emitted
from phase discriminating means,

Fig.6 is a flow chart of control operation in the embodi-
ment shown in Fig.3,

Fig.7 is a block diagram showing a yet another embodiment
15 of the present invention,

Fig.8 is a circuit diagram showing a composition example
of wave form rectifying means,

Figs.9 and 10 are timing charts showing respectively work-
ing examples of wave form rectifying means, and

20 Fig.11 is a circuit diagram showing a composition example
of control means.

Detailed Description Of The Invention

The present invention will now be described in further
detail as for the specific embodiment in connection with the
25 accompanying drawings.

01 Initially let us begin an explanation from the embodiment
shown in Fig.1. The numeric number "1" shows a stepping
motor and "2" shows a encoder connected thereto. This en-
05 coder 2 is the self-same in the structure as that of the or-
dinary type and designed to put out the pulse signals cor-
respondent to a rotational position and an excitation phase
of the rotor. These pulse signals are put into a distri-
butor 3 and also a phase detector 4. To another input port
of this phase detector 4, the pulse signals emitted from a
10 speed instruction circuit 5 are given. The speed instruc-
tion circuit 5 comprises a pulse generator whose frequency
can optionally and manually be changed. And the
phase detector 4 comprises a circuit illustrated in Fig.1
and an output pulse wave form "C" of this phase detector 4
15 corresponding to each input pulse wave form "A" and "B" is
as given in Fig.2. The distributor 3 is designed to receive
both of the output pulses "C" and the output pulses emitted
from encoder 2, and to excite an excitation phase next to
the excitation phase corresponding to the output pulses of
20 the encoder 2 when the output pulses of phase detector 4 are
at H-level and also to excite an excitation phase correspond-
ing to the output pulses of encoder 2 when it is at L-level.
It is needless to say that each excitation phase is not
excited directly by the output power coming from the distri-
25 butor 3 but excited indirectly through an excitation circuit
6 from a DC supply source 7 in the same way as within the
former method.

01 As noted above, when the excitation phase of stepping motor
1 is excited according to a phase difference between pulses
coming from both of the encoder 2 and the speed instruction
circuit 5, if the running speed of stepping motor 1 is slow
05 and the wave width of output pulses is large, the wave width
of L-level side in the output of phase detector 4 becomes
smaller, while that of H-level side becomes larger, as shown
in Fig.2. Also, when the output pulses of phase detector
4 are at H-level, an excitation phase next to the current
10 rotational position of the rotor (un-illustrated) will be
excited and in consequence a revolution of the rotor will be
accelerated but, if the output pulses of phase detector 4
are at L-level, the excitation phase corresponding to the
current rotational position of the rotor will be re-excited
15 and causes the rotor revolution to decelerate. Therefore,
if the wave width of H-level side in the output pulses "C"
becomes larger, the rotor becomes gradually fast (ACCELER-
ATION), and on the contrary if that of L-level side in the
output pulses "C" becomes larger it becomes slow (DECELER-
20 ATION). Thus, the pulses "A" emitted from the speed in-
struction circuit 5 come to a coincidence in a fixed re-
lationship with the pulses "B" emitted from the encoder 2.

In this way, this device according to the present invention
is designed to enable making the motor revolution follow
25 up to the pulses emitted from the speed instruction circuit
5. Consequently, depending on the present invention, the

01 running speed of stepping motor 1 can optionally be controlled
by changing a frequency of the output pulses emitted from the
speed instruction circuit.

Referring next to Fig.3, a block diagram showing another
05 embodiment of the present invention is illustrated therein.
The stepping motor 1 has generally several excitation phases,
e.g. four (4) phases and runs when the excitation signals of
Q1, Q2, Q3 and Q4 are sequentially given to each of the said
four excitation phases. The encoder 2 is connected to this
10 stepping motor 1. Although the type of encoder 2 is not
specifically confined, if an absolute encoder, for instance,
is employed for this purpose, it will be possible
to put out the positional signals of P1, P2, P3 and P4 ac-
cording to the current rotational position of the rotor.
15 The device according to the present invention is designed to
detect various conditions of the stepping motor by using both
of the output signals emitted from the encoder 2 and their
processed signals and to determine the excitation order of
each excitation phase of the stepping motor 1 by the aid of
20 a microcomputer 8 in accordance with the different conditions
of the stepping motor 1.

The control operations of this microcomputer 8 are as
shown in a flow chart of Fig.6. In order to practice such
control operations, a variety of pulse signals to be noted
25 in the following papers are put into this microcomputer 8.

01 The most cardinal pulse signals among them are output
signals "C" emitted from the phase discriminating means 4',
by which the microcomputer 8 determines whether an acceler-
ating order has to be given or^a decelerating order has to
05 be given to the stepping motor 1. That is to say, the
reference clock signals "A" emitted from a frequency-variable
oscillator 5' are impressed to one of the input ports of
the phase discriminating means 4' and at the same time the
speed signals "B" directing the rotor's running speed are
10 impressed to another input port thereof from the encoder 2.
The phase discriminating means 4' makes a comparison between
phases of both signals, and functions to rise the output
signals "C" when the phase of reference clock signals "A"
is forward in position and to fall the output signals "C"
15 when it is backward in position. Thus, the microcomputer
8 judges a logical level of the output signals "C" emitted
from phase discriminating means 4' and, when it is in
"LOGIC 1" (i.e. when the running speed of rotor is slower
than the instruction speed of reference clock signals "A"),
20 the microcomputer judges "it is necessary to issue an ac-
celeration order" and designates an excitation phase rele-
vant to the acceleration to quicken the running speed of
the stepping motor 1. On the contrary, when the output
signals "C" of phase discriminating means 4' are in "LOGIC
25 0", the microcomputer judges "it is necessary to issue a
deceleration order" and designates an excitation phase

01 relevant to the deceleration to slow down the running speed
of the stepping motor 1. In this way, the running speed
of stepping motor 1 comes to follow up always to the refer-
ence clock signals "A".

05 Incidentally we may remark that, for speed signals "B"
to be put into the phase discriminating means 4', there is
no objection to use any type of signals if they are of such
types as can detect the running speed of rotor, it may con-
sequently be allowed also to use any one of the positional
10 signals P1, P2, P3, P4 emitted from the encoder 2 as they
are, or also to use the signals eliminated an "AND" element
from the positional signals in order to enhance further
accuracy. For an actual example of phase discriminating
means 4', if you could refer to the informations of phase
15 detector 4 employed in a PLL circuit (Phase Locked Loop
circuit) for making a self-synchronization of digital ap-
paratus, you will easily be able to understand it.

Further, the output signals of a normal/reverse rotations
discriminating means 9 are also put into the microcomputer 8,
20 which detects whether or not any vibration is generated in
the rotor portion through the output signals "D" of said
normal/reverse rotations discriminating means 9. Although
the stepping motor 1 runs by sequentially impressing the
excitation signals Q1, Q2, Q3 and Q4 to each excitation
25 phase thereof, its running motion is apt to involve certain

01 of vibrations (i.e. repetition of normal/reverse rotations
in a period of the minutest hour) especially in a low speed
zone because its running motion, microscopically, is made
step by step. If the stepping motion of excitation phase
05 takes place while a relatively large vibration is being
generated and its vibrating direction is contrary to the
normal direction, it is feared that the stepping motor runs
into disorder. Therefore, in this embodiment, the speed
control device is so contrived that the microcomputer always
10 monitors the output signals "D" of normal/reverse rotations
discriminating means 9 and makes the excitation phase step
forward while the rotor is running to the normal direction.

By the way, the normal/reverse rotations discriminating
means, in actual cases, may easily be made up through a
15 status flag showing that said discriminating means 9 is set
when the positional signals P1, P2, P3 and P4 are put therein
in normal sequence and said discriminating means 9 is reset
when said positional signals are put therein in reverse
sequence.

20 The positional signals P1, P2, P3 and P4 emitted from the
encoder 2 are put into the input ports, relevant to each of
said positional signals, of the microcomputer 8, which de-
codes these signals and senses the present phase of rotor.
As has been understood from the aforementioned descriptions,
25 the device used in this embodiment is designed to decelerate

01 the running speed of ^{the} rotor timely while standing by an issue
of excitation signals Q1, Q2, Q3 and Q4 according to the de-
celeration order given from the phase discriminating means 4
when the running speed of rotor becomes faster than the value
05 directed by the reference clock signals, but the rotor may
keep on running for some time due to an inertia force. At
this time, if the next excitation signals Q1, Q2, Q3 and Q4
are given to the excitation phase before the rotor runs to
a fixed phase by this inertia force, there is a possibility
10 that the stepping motor falls into disorder.
Therefore, the control device according to the present in-
vention is so contrived that the microcomputer gives an order
to generate the next excitation signals Q1, Q2, Q3 and Q4
after sensing the current phase of rotor through the posi-
15 tional signals P1, P2, P3, P4 and ascertaining that the rotor
ran to a fixed phase.

In passing, we may add that an excitation circuit 6 to
drive the stepping motor 1 by amplifying the excitation sig-
nals Q1, Q2, Q3 and Q4 emitted from the microcomputer 8 and
20 a DC power source 7 for supplying the power to this excita-
tion circuit are the same construction as conventional ones.

Since the structural aspects of the speed control device
for stepping motor under the present invention have mainly
been described in the above, let us next enter into an ex-
25 planation of the working principle by reference to the afore-

01 mentioned structural characters and the accompanying drawings.

When the operator starts the stepping motor or quickens an emission of reference pulse signals from the oscillator 5, the phase of said reference pulse signals will move forward to that of output pulses emitted from the encoder 2. Accordingly, a continuous time of the output signals "C" emitted from phase discriminating means 4' at an initial stage will extremely be prolonged at the time of "Logic 1", while it will exceedingly be shortened at the time of "Logic 0", as shown in the timing chart of Fig.4.

The microcomputer 8 discriminates the difference between said logic levels of the output pulses "C" emitted from the phase discriminating means 4' and judges its state as "it is proper to give an acceleration order" if said level is in "Logic 1" and issues the excitation signals Q1, Q2, Q3 and Q4 to make the excitation phase step forward, thus providing the accelerating motion for the stepping motor 1.

Accordingly, the continuous time of output pulses "C" emitted from the phase discriminating means 4' will then gradually be shortened in "Logic 1", and in "Logic 0" it will gradually be prolonged. Thus, the two will soon come to ^{an} equilibrium state where the speed of stepping motor 1 is stabilized.

By the way, when the excitation signals now emitted from

01 the microcomputer are of Q_i ("i" is a natural number of 1
through 4), the acceleration control to be practiced by the
microcomputer 8 is to put out the excitation signals of (Q_i
+ 1). However, when the rotor is in reverse rotation, if
05 the excitation signals Q_1 , Q_2 , Q_3 , Q_4 are sequentially given
to make the excitation phase step forward, there is a pos-
sibility that the stepping motor falls into disorder, espe-
cially in low speed zone due to the vibrations as has been
aforementioned. Therefore, the device under the present
10 invention is so contrived that the excitation signals Q_1 ,
 Q_2 , Q_3 and Q_4 are sequentially given to cause the excitation
phase to step forward after making sure that the rotor is in
normal rotation by turning said vibration back to a stationary
state while monitoring the output pulses "D" of a normal/re-
15 verse rotations discriminating means 9 and then the next
excitation signals are put out to excite the next excitation
phase after making sure that the present phase is in Q_i ac-
cording to the positional signals P_1 , P_2 , P_3 and P_4 emitted
from the encoder 2.

20 On the other hand, when the operator makes an issue of the
reference pulse signals emitted from the oscillator 5' so
as to decelerate the running speed of ^{the} stepping motor, the
output phase of the encoder 2 will move forward in position
to the phase of reference pulse signals. Consequently,
25 the continuous time of output signals "C" emitted from the

01 phase discriminating means 4' at an initial stage will ex-
tremely be shortened at the time of "Logic 1", while at the
time of "Logic 0" said continuous time of output signals "C"
will exceedingly be prolonged, as shown in the timing chart
05 of Fig.5.

The microcomputer 8 discriminates said difference between
both logic levels of the output pulses "C" emitted from the
phase discriminating means 4', as shown obviously in Fig.6,
and judges its state as "it is proper to give a deceleration
10 order" if said level is in "Logic 0" and ceases the sequential
emission of excitation signals Q1, Q2, Q3 and Q4, and issues
the excitation signals of Q_i as they are if the excitation
signals now emitted from the microcomputer are of Q_i . The
stepping motor 1 will therefore result in the braked condi-
15 tion and its running speed will gradually go to reduction.

Accordingly, the continuous time of output signals "C" emitted
from phase discriminating means 4' will gradually be prolonged
at the time of "Logic 1", while it will be shortened at the
time of "Logic 0". And both logic levels will soon come
20 to a balance condition, where the running speed of stepping
motor is stabilized.

Thus, if the sequential emission of the excitation signals
Q1, Q2, Q3 and Q4 are interrupted, the stepping motor will
surely be led to deceleration but, the rotor will keep further
25 on running for a little while due to its inertia force, as

01 aforementioned. For this reason, the device employed in
this embodiment is designed to monitor the positional signals P1, P2, P3 and P4 emitted from the encoder 2 and to enter into the next control step after making sure, through
05 the microcomputer 8, that the rotor ran to the next phase due to said inertia force. Therefore, more smooth running of the stepping motor is ensured through this contrivance.

Referring then to Fig.7, a block diagram of the speed control mechanism relating to another embodiment of the
10 present invention is illustrated therein. In this Fig.7, the numeric number "1" shows a stepping motor, which is driven by the sequential renovations of the excitation pattern.

The encoder 2 is connected to the revolutionary shaft of
15 this stepping motor 1, and the encoder 2 generates output pulses synchronized with the revolution of the stepping motor 1. Although the kind of encoder 2 is specifically not confined, it is advisable, for instance, to use an incremental encoder which generates output pulses having a
20 phase difference of A and B. In this incremental encoder, a pulse generating number shows an actual revolution frequency of the stepping motor 1, a pulse generating speed shows an actually running speed of the same and a pulse generating sequence shows an actually running direction of

01 the same.

The output signals of this encoder 2 are put into one of the input ports of the phase discriminating means 4', which compares said signals with the reference clock signals and
05 detects whether the running speed of stepping motor 1 is faster or slower than the instruction speed. That is to say, the reference clock signals "A" emitted from the oscillator 5', which generates speed-variable reference clock signals, are put into another input port of the phase discriminating
10 means 4', which derives "Logic 1" to its output terminal when the phase of said reference clock signals "A" moves forward in position to the phase "T" of the output pulses emitted from the encoder 2, and when it moves backward in position, derives "Logic 0" to its output terminal.

15 The output pulses "C" of this phase discriminating means 4' are then put into a control means 10, which functions to do an acceleration control of ^{the} stepping motor 1 when the output signals of the phase discriminating means 4' are in "Logic 1" and a deceleration control of the stepping motor 1 when said
20 signals are in "Logic 0". Incidentally, we may add that an actual composition of the phase discriminating means 4' may be made as aforementioned.

A wave form rectifying means 11 is to rectify the output pulses having two phases of A and B emitted from the encoder
25 2 and to derive the signals showing whether the stepping

01 motor 1 runs to normal or reverse direction. Fig. 8 shows
an actual circuit example of the wave form rectifying means
11, which causes differentiating circuits 111 and 112 to
generate the respective pulses by timing an appearance of
05 the pulses at a leading edge and a trailing edge of the
A-phase pulses, and the pulses thus generated by the differ-
entiating circuit are fed to the "AND" gates 113 and 114.
When said pulses pass through said AND gates, they are gated
by B-phase pulse signals. As can be understood from Fig. 9,
10 when the stepping motor 1 is in reverse run, the phase of
A-phase output signals moves 90 degrees forward to that
of B-phase output signals. Consequently, the output pulses
of said differentiating circuit 112 which are obtained by
differentiating the trailing edge of A-phase signals are put
15 out of the AND gate 114. On the contrary, as shown in Fig.
10, when the stepping motor 1 is in normal run, the phase of
B-phase output signals moves 90 degrees forward to that of
A-phase output signals. Accordingly the output pulses of
said differentiating circuit 111 which are obtained by dif-
20 ferentiating the leading edge of A-phase output signals are
put out of the AND gate 113. Said two pulse signals are thus
emitted from these AND gates 113 and 114 ; one is a normal
rotation detecting signals "J" and another is a reverse
rotation detecting signals "K", which are respectively put
25 into the aforementioned control means 10.

For more detailed composition and function of said control

01 means 10, refer to the descriptions which will further in detail be noted later.

The control means 10, in short, is to give "count-up clock signals" to a ring counter 12 according to a certain logic
05 condition. The ring counter 12 counts the count-up clock signals and feeds the thus counted value to an address decoder 13, which decodes the said counted value fed from the ring counter 12 and accesses the required informations sequentially from P-ROM 14. Accordingly, it is advisable to
10 store in advance the table of excitation pattern required to drive the stepping motor 1 in this P-ROM and also to make the count value receivable from the ring counter 12 correspond to the address of P-ROM. If so, the excitation phase of the stepping motor 1 will sequentially be renovated
15 whenever the control means 10 puts out the count-up clock signals. Accordingly, the more the number of said count-up clock signals emitted from said control means 10 increases, the more the renovation speed of excitation pattern increases, so that the stepping motor will go to acceleration. On the
20 contrary, the less the number of said clock signals reduces, the less the renovation speed of excitation pattern decreases, so that the stepping motor will go to deceleration.

Incidentally, a driver 6 which amplifys the signals for excitation pattern accessed from P-ROM and gives said amplified signals to the stepping motor 1, and a DC power source 7
25

01 serving as a supply source of said driver 6 are of the same
type as that has heretofore commonly been known.

Referring then to Fig.11, an actual circuit example of the
control means 10 outlined above is illustrated therein.

05 Although the control means 10 shown in this circuit example
is essentially to give the count-up-clock signals emitted
from the oscillator 101 to the ring counter 12 and to make
them sequentially impress to an address decoder 13, when said
control means 10 puts out such count-up-clock signals emitted
10 from the oscillator 101, said control means carries out a
logical analysis of the state where the stepping motor 1
stands just at that time by using the output signals emitted
from the aforementioned encoder 2 and the signals processed
through the phase discriminating means 4' or the wave form
15 rectifying means 11, and at the same time carries out a
control of the renovation speed of excitation pattern by
controlling a conduction of the count-up-clock signals emit-
ted from the oscillator 101 according to the said logical
state.

20 A flip-flop circuit "F1" is to store the data to decide
whether the stepping motor has to be accelerated or decel-
erated. That is to say, the output signals "C" of phase
discriminating means 4' are put into a "SET" input port of
the flip-flop "F1" and the "reverse" output signals of phase
25 discriminating means 4' are put into a "RESET" input port

01 of the said flip-flop "F1". Consequently, when the phase
of output signals emitted from the encoder 2 is backward in
position to that of reference clock signals "A", the flip-
flop "F1" will be set and store the fact that the stepping
05 motor has to be accelerated ; and on the contrary when the
phase of output signals emitted from the encoder 2 is for-
ward in position to that of reference clock signals "A",
the flip-flop "F1" will be reset and store the fact that
the stepping motor has to be decelerated. Thus, when the
10 flip-flop "F1" is set, the oscillator's clock pulse signals
become possible to be put out through the AND gate "G1".
Consequently the renovation speed of excitation pattern of
the stepping motor will be quickened, thereby the stepping
motor 1 will be brought to the acceleration mode.

15 Also, a flip-flop "F2" is to store the data to judge
whether the stepping motor 1 is in normal run or reverse
run by using the output signals of wave form rectifying
means 11. That is to say, since the running motion of
stepping motor, looking it microscopically, is generally
20 made step by step, there is a possibility that certain of
vibrations are caused by the repetition of normal/reverse
rotations in the minutest hour especially in low speed zone.
For this reason, when the stepping motor 1 is in normal run,
if the signals for renovating the excitation pattern are
25 given, it is feared that the stepping motor falls into

01 disorder. Therefore, in this circuit example, it is designed
to set the flip-flop "F2" with the use of normal rotation de-
tecting signals "J" emitted from the wave form rectifying
means 11 when the stepping motor is in normal rotation, and
05 to reset the flip-flop "F2" with the use of reverse rotation
detecting signals "K" emitted from the wave form rectifying
means 11 when the stepping motor is in reverse rotation.
Thus, the flip-flop "F2" functions to close an AND gate "G2"
when the stepping motor is in reverse rotation to prevent an
10 untimely renovation of the excitation pattern.

A flip-flop "F3" is to make a coordination of the excita-
tion pattern given to the stepping motor 1 and the current
phase of the stepping motor 1. As can be understood from
the aforementioned descriptions, the stepping motor 1 runs
15 one step every renovation of the excitation pattern, and also
the encoder 2 puts out the pulse signals every time the step-
ping motor runs one step. However, there will be a certain
time lag from said renovation of excitation pattern to said
generation of the pulse signals. If the exciting operation
20 is carried out for the next excitation pattern before the
stepping motor runs actually to its fixed position after a
certain excitation pattern has been excited, it is feared
that the stepping motor runs into disorder. Therefore, this
control device is contrived to interrupt the renovation of
25 excitation pattern by resetting the flip-flop "F3" whenever

01 the count-up-clock signals pass through the AND gate "G2" and
closing the AND gate "G1", and then to set the flip-flop "F3"
by the output signals of a comparator 102 and to open the AND
gate "G1".

05 That is, the A-phase pulse signals (B-phase pulses are also
warrantable) emitted from the encoder 2 are put into one of
the input ports of the comparator 102, which counts up these
pulse signals and detects an actual phase position of the
stepping motor 1, The output signals of ring counter 12 fed
10 into another input port of the comparator 102 indicate the
excitation pattern of the stepping motor 1 to be excited just
at that time. Then, the comparator 102 makes a comparison
between the above-mentioned two signals and detects that the
stepping motor 1 ran to a desired position and then derives
15 the signals of "Logic 1" to its output terminal and sets the
flip-flop "F3", thereby making the AND gate "G1" open and
enables renovating further excitation pattern.

A flip-flop "F4" is employed in the renovation of ^{the} excita-
tion pattern at the time of deceleration. As noted above,
20 when the phase of output signals emitted from the encoder 2
moves forward in position to that of the reference clock
signals "A", the wave form of output signals "C" emitted
from the phase discriminating means 4' begins to fall and
the flip-flop "F1" is then reset and in consequence the AND
25 gate "G1" is closed. The value counted up by the ring-

01 counter 12 is accordingly not renovated, so that the excitation pattern also can not be renovated. As the result, the stepping motor 1 is led to a braked condition, i.e. decelerated, but the rotor keeps further on running for a little
05 while due to its inertia force. Then, when a comparator 103 which is made in the same structure as that of comparator 102 detects that the rotor ran to the next excitation phase by comparing T-phase signals emitted from the encoder 2 with the value counted by the ring counter 12, the flip-flop "F4"
10 will be set and the AND gate "G3" will then be opened.

Accordingly, the count-up-clock signals emitted from the oscillator 101 flow into the ring counter 12 through the AND gate "G3" and the OR gate "G4", and act to renovate the signals of ring counter 12 and further to make a coordination
15 between the excitation pattern and the current phase of stepping motor 1. At this time, flip-flop "F4" is reset by the pulse signals passing through the AND gate "G3" and returns to original state. In this connection, an addition circuit 104 acts to add "1" to the value counted by the ring
20 counter 12. That is to say, even if the stepping motor 1 ran one step due to the inertia force the excitation pattern itself will not yet be renovated, so that the present phase will move forward one step to the excitation phase to be excited. Thereupon, this control device is contrived to
25 offset said progress of one step after making a comparison

01 between the current phase and the excitation pattern by the
aid of said addition circuit 104.

Having thus described the structure and working principle
of the speed control device according to the present inven-
05 tion, its operational gist will next be described in further
detail in connection with the aforementioned specification
and the accompanying drawings.

Initially, when the operator operates to quicken an issue
of reference clock signals to be emitted from the oscillator
10 5' in the case where starting or accelerating the stepping
motor 1, the phase of said reference clock signals will
naturally move forward in position to that of output sig-
nals emitted from the encoder 2. Accordingly, the continu-
ous time of output signals "C" emitted from phase discrimi-
15 nating means 4', as aforementioned, at an initial stage will
extremely be prolonged at the time of "Logic 1", while it
will exceedingly be shortened at the time of "Logic 0", as
shown in a timing chart of Fig.4.

When the output signals "C" of phase discriminating means 4'
20 is in "Logic 1", the flip-flop circuit "F1" will be set, and
the AND gates "G1" and "G2" will both be opened because the
flip-flop circuits "F2" and "F3" have both been set. And
the count-up-clock signals of the oscillator 101 act to re-
novate the signals of ring counter 12 through the AND gates
25 G1, G2 and the OR gate G4. Accordingly the excitation pat-
tern accessed from the P-ROM 14 will also be renovated and

01 in consequence the stepping motor 1 will be led to accelera-
tion. At this time, though the flip-flop "F3" is reset and
the AND gate "G1" is closed by the pulse signals passing
through the AND gate "G2", if the current phase of stepping
05 motor 1 moves to follow up to the transition of excitation
pattern, the flip-flop "F3" is directly set and the AND gate
"G1" is opened by the output signals of comparator 102 by
which said transition of the excitation pattern is detected.

Thus the renovation of excitation pattern will sequentially
10 be repeated and in consequence the stepping motor 1 will be
led to acceleration following to said renovation of the ex-
citation pattern.

In this way, the continuous time of output signals "C"
emitted from the phase discriminating means 4' will gradually
15 be shortened at the time of "Logic 1", and at the time of
"Logic C" it will be prolonged gradually, and when the two
reach the balanced condition the speed of stepping motor 1
will be stabilized.

In this process, if the stepping motor 1 should temporally
20 go into reverse rotation due to vibration or other unforeseen
causes, the flip-flop "F2" will be directly reset by the
reverse rotation detecting signals "K" emitted from the
wave form rectifying means 11 and the AND gate "G2" will be
closed, thereby the renovation of the excitation pattern will
25 instantly be ceased. After this, when the stepping motor 1

01 returns to normal rotation, the flip-flop "F2" will immedi-
ately be set by the normal rotation detecting signals "J"
emitted from the wave form rectifying means 11 and thereafter
the renovation of excitation pattern can be carried out as in
05 an ordinary way.

On the other hand, when the operator operates to delay
the issue of reference clock signals "A" emitted from the
oscillator 5' in order to decelerate the speed of stepping
motor 1, the phase of the output signals emitted from the
10 encoder 2 will move forward in position to that of refer-
ence clock signals. Accordingly, the continuous time of
output signals "C" emitted from the phase discriminating
means 4', as shown in the timing chart of Fig.5, at an initial
stage will exceedingly be shortened at the time of "Logic 1",
15 while it is extremely prolonged at the time of "Logic 0".

When the output signals emitted from the phase discrimi-
nating means 4' show a state of "Logic 0", the flip-flop "F1"
is reset and the conduction of count-up-clock signals passing
through the AND gate "G1" is shut off, so that the renovation
20 of the value counted by the ring counter 12 is stopped and
the renovation signals of excitation pattern accessed from
the P-ROM are also ceased to issue. And when the comparator
103 detects that the current phase of stepping motor 1 pro-
gressed due to the inertia force, the flip-flop "F4" is di-
25 rectly set and the AND gate "G3" is opened, so that the count-
up-clock signals emitted from the oscillator 101 are fed to

01 the ring counter 12 through the AND gate "G3" and the excita-
tion pattern is renovated. Then, the flip-flop "F4" is di-
rectly reset by the count-up-clock signals passed through the
AND gate "G3". After this, whenever the comparator 103 de-
05 tects that the current phase of stepping motor 1 progressed
due to the inertia force, the count-up-clock signals are put
out through the AND gate "G3" to renovate the excitation pat-
tern.

Therefore, when the output signals "C" of phase discrimi-
10 nating means 4' show a state of "Logic 0", the current phase
of stepping motor 1 does not follow to the transition of ex-
citation pattern in such a way that the output signals of
phase discriminating means 4' functioned at the time of
"Logic 1" but the excitation pattern itself is renovated by
15 following to the transition of current phase which is caused
by the inertia force of rotor. In this way, the stepping
motor 1 will gradually led to deceleration, and when both
continuous times of "Logic 0" and "Logic 1" which are re-
spectively shown by the output signals "C" of phase discri-
20 minating means 4' come to a balanced condition, the running
speed of stepping motor 1 will be stabilized.

GENERAL EFFECT OF THE INVENTION

As has been understood from aforementioned specification,
the speed control device according to the present invention
25 enables controlling freely the running speed of the stepping

01 motor driven in the closed loop by optionally changing the
oscillation frequency of the oscillator which is one of the
most important mechanisms of this speed control device, and
also enables preventing the stepping motor from any disorder
05 or wrong motions which might be caused by unforeseen factors.

In aforementioned embodiment, having specifically explained the mechanism, working principle and operation for controlling a typical 4-phase stepping motor, it is needless to say that the speed control device under the present invention is not confined merely for this type. Also, in aforementioned embodiment, it has been explained with the use of an absolute encoder which is likewise one of the most important mechanisms of this speed control device, however, there is no doubt that in actual cases it is possible to use an
15 incremental encoder or the like for this purpose by making a few changes in the existing circuit construction without doing a fundamental modification. Furthermore, in aforementioned embodiment, having specifically explained such aspects that the operator controls manually the frequency of
20 oscillator, it goes without saying that said frequency control can be carried out according to a preset program.

Patentanwälte Dipl.-Inge.
Röse, Kosel & Söbisch

0117494

Patentanwälte
Dipl.-Ing. Horst Röse
Dipl.-Ing. Peter Kosel
Dipl.-Ing. Peter Sobisch
Odastraße 4a - Postf. 129
D-3353 Bad Gandersheim 1
Tel. (0 53 82) 40 38

Bad Gandersheim, 16. Febr. 1984

Unsere Akten-Nr.: 2505/22EP

01

Claims

1. In a system to control the running speed of a stepping motor through a contrivance connected an encoder thereto and generating pulse signals therefrom and putting said pulse signals into a distributor ; the speed control device for stepping motor,
having a pulse generator possible to change its frequency and a phase detector which receives pulse signals emitted from both of said encoder and said pulse generator and detects each phase of said two pulse signals, and
featuring to sequentially shift the excitation phase of the motor and to accelerate or decelerate the running speed of said stepping motor according to a difference between both logical levels of the output signals emitted from said phase detector.
2. In a system to control the running speed of a stepping motor through a contrivance designed to be possible to decide which excitation phase to be excited according to the output signals emitted from an encoder connected to said stepping motor ; the speed control device for stepping motor comprising,

- 01 a clock signal generating means which generates speed-
variable reference clock signals,
- a phase discriminating means which makes a comparison
between both phases of said reference clock signals and said
05 output signals emitted from said encoder and gives an accel-
eration order if the phase of said reference clock signals
is forward in position to that of encoder output signals
and gives a deceleration order if it is backward in position
to that of encoder output signals,
- 10 a rotational direction detecting means to detect the
rotational direction of stepping motor through said en-
coder output signals,
- a phase detecting means to detect the current phase
of the said stepping motor through said encoder output
15 signals,
- an acceleration means to make the excitation phase
step forward when the acceleration order is given after
detected by said rotational direction detecting means
the fact that said stepping motor is in normal rotation,
20 and
- a deceleration means to maintain the excitation phase
as it is whenever a deceleration order is given until
said phase detecting means detects that said stepping
motor ran to a fixed phase.

- 01 3. In a system to control the running speed of a stepping
motor through a contrivance designed to be possible to
decide which excitation phase to be excited according to
the output signals emitted from an encoder connected to
05 said stepping motor ; the speed control device for step-
ping motor comprising,
- a generating means of excitation pattern to be given
to the said stepping motor,
- a renovation means to sequentially renovate said exci-
10 tation pattern,
- a comparison means to compare an actual running speed
of said stepping motor with an instructed speed,
- a control means to change a renovation speed of said
excitation pattern according to a difference between said
15 actual running speed of the stepping motor and said in-
structed speed.

Patentanwälte Dipl.-Inge.
Röse, Kosel & Sobisch




FIG. 2




FIG. 4



FIG. 5



FIG. 3




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10





FIG. 11



0117494



European Patent
Office

EUROPEAN SEARCH REPORT

Application number

EP 84 10 1649

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 3)
X	PATENTS ABSTRACTS OF JAPAN, vol. 6, no. 115 (E-115)[993], 26th June 1982 & JP - A - 57 43 594 (FUJITSU K.K.) 11-03-1982 * Abstract *	1,3	H 02 P 8/00 G 05 D 13/62
X	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 14, no. 8, January 1972, pages 2455-2456, New York, US K.E. HENDRICKSON et al.: "Velocity control for self-clocked stepping motors" * Whole document *	1	
X	EP-A-0 027 873 (IBM) * Abstract; figure 2 *	1,3	
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 20, no. 8, January 1978, pages 3042-3045, New York, US J.G. BARCOMB et al.: "Stepper motor start control" * Whole document *	2	TECHNICAL FIELDS SEARCHED (Int. Cl. 3) H 02 P G 05 D
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 18-05-1984	Examiner HOUILLON J.C.P.L.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			