(11) Publication number:

0 132 614

Δ1

12

# **EUROPEAN PATENT APPLICATION**

(21) Application number: 84107421,4

(5) Int. Cl.<sup>4</sup>: **B 41 J 3/20** H 01 L 21/80, H 01 L 23/48

(22) Date of filing: 27.06.84

(30) Priority: 27.06.83 US 508314

(43) Date of publication of application: 13.02.85 Bulletin 85/7

(84) Designated Contracting States: DE FR GB IT NL

(71) Applicant: Teletype Corporation 5555 Touhy Avenue Skokie III. 60077(US)

(72) Inventor: Christian, Raymond R. 10501 South Kedvale Oaklawn Illinois 60453(US)

(72) Inventor: Sue, Harry 6110 North Lawndale Chicago Illinois 60659(US)

(72) Inventor: Waggener, Herbert A. 3 Half Day Road Lincolnshire Illinois 60060(US)

(72) Inventor: Zuercher, Joseph C. 235 Catalpa Place Wilmette Illinois 60091(US)

(74) Representative: Weser, Wolfgang et al, Radeckestrasse 43 D-8000 München 60(DE)

(54) A method for manufacturing an integrated circuit device.

(57) An integrated circuit (14) having an active circuit (19) is formed on a circuit wafer (10). A moat (18) in the field oxide (20) surrounds the active circuit (19). Metallic conductor (30) passes from a location on the active circuit (19) over the moat (18) to a contact area (22). The wafer (10) is covered with a photoshaped silicon nitride layer (18), and a support wafer (40) is secured with adhesive (46) to the circuit side of the circuit wafer (10). The circuit wafer (10) is photoshaped to expose the metallic conductor (30) at the contact area (22), and the contact area (22) is prepared with multiple metal layers (62, 66, 70) for connection to external wiring.




FIG. 4

84 107 421.4 - 1
Teletype Corporation

Christian 1

# 1 TITLE

A Method For Manufacturing An Integrated Circuit Device DESCRIPTION

### TECHNICAL FIELD

5 This invention relates to a method for manufacturing an integrated circuit device which does not require post-fabrication packaging.

### BACKGROUND ART

Although MOS integrated circuits have enjoyed increased use due to their high density characteristics, MOS integrated circuit chips are particularly sesceptible to environmental contamination. To assure continous, reliable operation, each integrated circuit chip is tested and subsequently mounted within a sealed package.

15 A common package is an in-line package consisting of a rectangular body, of plastic or ceramic, within which the integrated circuit chip is mounted. Two parallel rows of pins extend from the package and are connected to selected locations of the integrated circuit. After packaging, the integrated circuit is again tested. Packaging and multiple testing greatly increases the

# DISCLOSURE OF THE INVENTION

manufacturing costs.

A method is described for manufacturing an integrated circuit device which is suitable for use without post-fabrication packaging. A silicon circuit wafer is processed to form an integrated circuit including an active circuit and at least one alignment pattern on a first surface of the circuit wafer. At least a portion of the active circuit is surrounded with a barrier to environmental contaminants. A support wafer is prepared and positioned with a first surface of the

support wafer adjacent the first surface of the circuit 1 wafer. A layer of adhesive is formed on the adjacent surface of the circuit and/or support wafer to allow the two wafers to adhere together forming a wafer sandwich. An opening is photoshaped through the circuit wafer exposing indicia corresponding to the alignment 5 pattern. The circuit wafer is photoshaped using the exposed indicia for alignment to produce contact openings through the circuit wafer to selected contact surfaces of the integrated circuit. Conductors cross over the barrier supplying an interconnection between selected 10 locations of the active circuit and contact surfaces outside of the active circuit surrounded by the barrier. The contact surfaces are prepared to withstand environmental corrosion, and the wafer is sliced into a plural-15 ity of chips.

Advantageously, the illustrated embodiment provides a method for manufacturing an integrated circuit device which is sealed from environment corrosion and contamination and which does not require post-fabrication packaging and subsequent testing.

# THE DRAWING

20

25

30

FIGS. 1 through 4, arranged as shown in FIG. 5, illustrate sequential process steps for manufacturing an integrated circuit device in accordance with this invention.

# DETAILED DESCRIPTION

As shown in Step 1 of FIG. 1, a silicon wafer 10 having a major flat 12 has processed therein several distinct MOS integrated circuits 14 produced by conventional processing techniques well known in the art. A partial sectional view of an exemplary one of the integrated circuits 14 is illustrated in Step 1. Obviously,

10

15

20

25

30

the drawing is not to scale and is exaggerated vertically to more clearly illustrate certain features. The integrated circuit includes an active circuit 19 including a doped region 16 and a gate 17 covered with a gate oxide 17a. It is well known that such active circuits are particularly susceptible to degradation by environmental contaminants such as sodium. A particular feature of the illustrated embodiment is the photoshaping of a trough or moat 18 in a layer of field oxide 20. The moat 18

surrounds all of the active circuit 19.

Additionally, the field oxide 20 is removed over a portion of the wafer 10 exposing a contact area 22 which is subsequently covered with the gate oxide 17a. The surface of the wafer 10 is covered with a thin layer of silicon nitride 24 preferably deposited by low pressure deposition at high temperatures. The nitride layer 24 is photoshaped and completely fills the moat 18 as shown in Step 2. The moat 18, filled with the silicon nitride 24, provides an edge seal for the active portion of the integrated circuit 19 excluding environmental contaminants therefrom. In Step 3, a metallic conductor 30 of aluminum is photoshaped on the wafer. The metallic conductor passes through the moat 18 and provides a conductive path from the doped region 16, on the integrated circuit, to the contact area 22. Additionally, alignment patterns 32 are photoshaped at two selected locations upon the wafer 10. The alignment patterns 32 will be used in a susequent processing step.

In Step 4, the wafer 10 is covered with a silicon dioxide layer 34 followed by a silicon nitride layer 36 which is covered with a second silicon dioxide layer 38. The first silicon dioxide layer 34 improves adherence of the subsequent nitride layer 36 to the wafer,

and the nitride layer 36 serves as a barrier to sodium and other environmental contaminants. The final silicon dioxide layer 38 is deposited over the nitride layer 36 by sputtering or other similar technique. The silicon dioxide layer 38 provides a compatible interface medium to adhesive which will be utilized in a subsequent step. It should be appreciated that the silicon nitride layer 24, the conductor 30, and the silicon wafer 10 provide primary contaminant barriers above and below the active circuit 19 with the moat 18 providing an edge seal. Secondary protection is provided by the silicon dioxide layers 34, 38 and the silicon nitride layer 36.

15

20

25

30

In Step 5, a support wafer 40 is exposed to an oxidizing environment at an elevated temperature causing the growth of silicon dioxide layers 42 upon the exposed surface of the support wafer 40. In Step 6, a layer of silicon nitride 44, providing an etchant barrier, is deposited upon the silicon dioxide layer 42. In Step 7, silicon dioxide layers 45 and 45a are deposited or alternatively grown upon the surfaces of the support wafer 40. The silicon dioxide layer 45 provides a compatible surface medium for the adhesive layer 46 applied in Step 8. The adhesive layer 46 may be applied by various techniques well known in the art. A particular method which has been found satisfactory is that of spinning the adhesive on the wafer 40 and, thereafter, outgassing the adhesive by placement of the wafer 40 into an evacuated chamber (not shown). In Step 8, the circuit wafer 10 and the support wafer 40 are brought together while maintaining the vacuum and the adhesive 46 is cured at high temperatures with the two wafers 10 and 40 forming a unitary sandwich 50. In Step 9, the circuit wafer 10 is photoThe state of the s

shaped creating openings 47 to expose alignment patterns 32a. The major flats 12 are used to coarsely align the wafer 50 during the photoshaping process. Upon removal of the portion of the circuit wafer 10 covering the alignment patterns, alignment patterns 32a as viewed through the openings 47 are illustrated in relief in the adhesive layer 46 proving alignment indicia for use in subsequent processing steps.

In Step 10, the contact areas 22 are uncovered by photoshaping which utilizes the previously revealed 10 indicia for mask alignment. Additionally, the silicon dioxide layer 45 and the gate oxide 17a are removed. Thereafter, in Step 11, the wafer 10 is covered with a layer of titanium 60 followed by a layer of platinum 62. These layers 60, 62 are placed on the wafer 10 in an 15 evacuated chamber (not shown) to prevent oxidation of the titanium 60 which condition would inhibit adherence of the platinum 62. In Step 12, the platinum layer 62 is photoshaped leaving the platinum 62 only over the 20 contact area 22. The exposed titanium 60 oxidizes upon exposure to the atmosphere. Subsequently, two successive layers are electroplated over the platinum 62 with the titanium 60 serving as a conductive electrode. The oxidized surface of the titanium 60 prevents the various 25 materials from plating thereon. Alternatively, a layer of resist may be used to prevent plating on the titanium surface. First, a stress-free nickel layer 66 is plated on the platinum 62. Next, a layer of solder 70 is plated oder the nickel layer 66. In Step 14, the exposed titanium 60 is removed isolating the connection pad 71. 30 The resulting connection pad 71 is suitable for reflow solder attachment to a cable (not shown). In the last

Step 15, the wafer sandwich 50 is sliced into individual integrated circuit chips 72. The active portions of each of the integrated circuit chips 72 are completely sealed from environmental contaminants. All connections to the chips 72 are made through the connection pads 71. Thus, a method for manufacturing an integrated circuit device has been described which device does not require post-fabrication packaging.

while this invention has been particularly

shown and described in connection with an illustrated
embodiment, it will be appreciated that various changes
may be made without departing from the spirit and scope
of the invention as set forth in the following claims.

# 1 WHAT IS CLAIMED IS:

5

10

15


20


- 1. A method for manufacturing an integrated circuit device comprising the steps of:
- A) processing a silicon circuit wafer (10) to form an integrated circuit (14) including an active circuit (19) and at least one alignment pattern (32) on a first surface of the wafer;
- B) surrounding at least a portion of the active circuit (19) with a barrier (24) to environmental contaminants formed in a moat (18);
- C) placing a conductor (30) over the barrier (18, 24) placed in Step B to provide an interconnection between a selected location of the active circuit (19) and a selected contact surface (22) outsied of the portion of the active circuit surrounded by the barrier (24):
- D) preparing a support wafer (40) for susequent processing;
- E) positioning the first surface of the circuit wafer (10) adjacent the first circuit of the support wafer (40);
  - F) forming a layer of adhesive (46) on the adjacent surfaces of said circuit and support wafers (10, 40) so as to cause the two wafers to adhere together forming a wafer sandwich (50);
  - G) photoshaping an opening (47) through the circuit wafer (10) to expose indicia (32a) corresponding to the alignment pattern (32);
- H) photoshaping in the circuit wafer (10) using the indicia (32a) exposed in Step F to produce contact openings through the circuit wafer (10) to selected contact surfaces (22) of the integrated circuit (14);


- 1 I) preparing the contact surfaces (22) exposed in Step H; and
  - J) slicing the wafer sandwich (50) into a plurality of chips (72).
- 2. The method of Claim 1 wherein the moat (18) is in a field oxide layer, and the barrier is a silicon nitride layer (24) over the moat (18).


- 3. The method of Claim 1 wherein the layer of adhesive (46) formed in Step E is placed by spinning the support wafer (40) with a small quantity of adhesive (46) placed thereon.
- 4. The method of Claim 1 in which preparing the contact surfaces in Step I includes the steps:
- K) in a vacuum environment, covering the circuit
  wafer (10) with a layer of titanium (60) followed by a
  layer of platinum (62);
  - L) photoshaping the platinum (62) so that a platinum pad remains over the contact area (22);
- M) plating the platinum pad with a selected metal20 66; and
  - N) removing any exposed titanium (60).
  - 5. The method of Claim 4 wherein in Step M the selected metal is nickel (66) and the method comprises the further step:
- O) plating a layer of solder (70) over the nickel (66).
  - 6. The method of Claim 1 which further includes the step of placing a layer of material (38, 40) which provides a barrier to environment contaminants,
- over the first surface of the circuit wafer (10) prior to Step E.

7. The method of Claim 1 which further includes outgassing the adhesive (58) applied in Step F prior to adhesion of the wafers (10, 50) into a wafer sandwich (60).









# European Patent

# **EUROPEAN SEARCH REPORT**

EP 84 10 7421

	IDERED TO BE RELE	AWIA I	
	n indication where appropriate, ant passages	Releva to clair	
* Column 3, li line 11; column	ne 40 - column 4, line 36 - co		B 41 J 3/20 H 01 L 21/80 H 01 L 23/48
INSTRUMENTS)	1	ine	
	•	ine 2,6	
		4	
			TECHNICAL FIELDS SEARCHED (Int. Ct. 3)
		5	B 41 J 3/20 H 01 L 21/60 H 01 L 21/72 H 01 L 23/48
Place of search BERLIN  CATEGORY OF CITED DOCL  articularly relevant if taken alone articularly relevant if combined w	Date of completion of the 03-10-198  JMENTS T: the E: ea aft	4 GI eory or principle u rlier patent docum er the filing date	nent, but published on, or
	US-A-3 769 562  * Column 3, liline 11; column umn 5, line 22 *  GB-A-1 235 197 INSTRUMENTS)  * Page 3, line 96 *  GB-A-1 291 683  * Page 1, line 3 *  DE-A-2 348 325 PATENT-VERWALTUN * Claim 1 *  US-A-4 205 099  * Column 6, line 1	US-A-3 769 562 (BEAN)  * Column 3, line 40 - column line 11; column 4, line 36 - column 5, line 22 *  GB-A-1 235 197 (TEXAS INSTRUMENTS)  * Page 3, line 35 - page 4, line 36 *  GB-A-1 291 683 (HITACHI)  * Page 1, line 84 - page 2, line 3 *  DE-A-2 348 325 (LICENTIA PATENT-VERWALTUNGS-GMBH)  * Claim 1 *  US-A-4 205 099 (JONES et al.)  * Column 6, lines 19-38 *  The present search report has been drawn up for all claims  Place of search Date of completion of the SERLIN Date of completion of the Column 6, lines 19-38 *	US-A-3 769 562 (BEAN)  * Column 3, line 40 - column 4, line 11; column 4, line 36 - column 5, line 22 *  GB-A-1 235 197 (TEXAS INSTRUMENTS)  * Page 3, line 35 - page 4, line 96 *  GB-A-1 291 683 (HITACHI)  * Page 1, line 84 - page 2, line 3 *  DE-A-2 348 325 (LICENTIA PATENT-VERWALTUNGS-GMBH)  * Claim 1 *  US-A-4 205 099 (JONES et al.)  * Column 6, lines 19-38 *  The present search report has been drawn up for all claims  Place of search Page 2  CATEGORY OF CITED DOCUMENTS articularly relevant if taken alone articularly relevant if taken alone control of the same category chonological background  T : theory or principle to complete the filing date by coloured to the same category chonological background  T : theory or principle to complete the filing date by coloured cited for the same category chonological background