



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

Publication number:

**0 138 520**  
**A2**

12

## EUROPEAN PATENT APPLICATION

21 Application number: **84306761.2**

51 Int. Cl.<sup>4</sup>: **F 02 P 3/04**

22 Date of filing: **04.10.84**

30 Priority: **12.10.83 GB 8327245**

71 Applicant: **LUCAS INDUSTRIES public limited company,  
Great King Street, Birmingham, B19 2XF (GB)**

43 Date of publication of application: **24.04.85**  
**Bulletin 85/17**

72 Inventor: **Hill, Frank William, 2 Oakridge Close, Stafford  
Staffordshire ST17 0PT (GB)**

84 Designated Contracting States: **DE FR GB IT**

74 Representative: **Prutton, Roger et al, Marks & Clerk  
Alpha Tower Suffolk Street Queensway, Birmingham  
B1 1TT (GB)**

54 **Variable dwell I.C. engine ignition system.**

57 A dwell control for an ignition system of the general type including a closed loop control which operates to vary the instant after each spark at which energy storage is commenced for the next spark. At low speeds the closed loop control is overridden and the circuit output (Q44) is operated at constant duty ratio. Switch over between the two modes of operation is effected under the control of a bistable circuit (Q18, Q19) which is set to one state in which a variable timer (C1, Q2, Q3, Q4) incorporated in the closed loop control determines the instant of energy storage commencement, whenever the time duration for which the energy stored exceeds a threshold in less than a predetermined duration. The bistable is set to its other state, to provide fixed duty cycle operation, whenever the timer period exceeds a limiting value, or when a pulse arrives at the circuit input (Q1) from a transducer (10) before the expiry of the timer period. This control scheme for the bistable prevents undesirable hunting between the two operating modes.

**EP 0 138 520 A2**

VARIABLE DWELL I.C.  
ENGINE IGNITION SYSTEM

This invention relates to a variable dwell i.c. engine ignition system.

5 Generally speaking i.c. engine ignition systems operate by building up a store of energy for a period and then releasing the energy quickly to provide a spark. The conventional contact-breaker/coil ignition system utilises a contact breaker driven by the engine to  
10 control the flow of current in a coil primary. Energy release is provided by interrupting the coil current at the required instant of ignition. The phase of the ignition sparks is varied mechanically by the contact breaker in accordance with engine parameters such as  
15 speed and air intake manifold pressure and the mechanical arrangement for speed and vacuum timing control have become very sophisticated over a long period of development.

More recently there have been many proposals for  
20 controlling the timing of the ignition sparks electronically and in such proposals, mechanical vacuum and speed timing control is unnecessary. However, there exists a demand for hybrid systems in which timing control is effected mechanically, but electronic  
25 circuits control the actual coil current. Thus, for example, the conventional contact breaker may be replaced by a transducer which is driven by the engine and which incorporates conventional speed and vacuum timing controls. Such a transducer may be, for example,  
30 one relying on variable reluctance, on Hall effect, or on other "non-contact" switching arrangements, the transducer providing a pulse train of constant duty ratio with the "trailing edges" of the pulses marking

the desired instants of ignition. Clearly, such a transducer simulates the conventional contact breaker, but avoids its mechanical problems such as contact bounce, wear, contact erosion, etc.

5 Because of the fixed duty ratio of the transducer pulse train, if the "leading edge" of each pulse is used to turn the coil current on, (as with a conventional contact breaker system) the coil on-time will be a fixed proportion of the cycle time and hence will  
10 reduce as speed increases. This involves making a compromise between very inefficient operation at low speed and an inadequate on-time at high speeds. To overcome this problem it has already been proposed, e.g. in UK-A-2113761 to vary the coil duty ratio in  
15 accordance with the duration of the interval between the transducer pulses so as to increase the fractional coil on-time as speed increases. A closed-loop correction system was employed to provide a relatively slow correction to maintain the proportion of each  
20 cycle for which the coil current was above a set level substantially constant in steady running.

The previously proposed apparatus was found to be too sensitive to the jitter which was found to occur when a chain drive from the engine to the transducer was used,  
25 particularly if the chain was improperly tensioned.

It is an object of the present invention to provide a  
variable dwell i.c. engine ignition spark ignition system which can operate satisfactorily when in the presence of substantial timing jitter and which also is  
30 relatively insensitive to supply voltage variations.

In accordance with the invention there is provided a dwell control for an ignition system employing a

transducer driven by the engine and producing a pulse train of approximately constant duty ratio and including mechanical means for varying the phase of the pulse train relative to the engine cycle in accordance with engine operating conditions, energy storage means controlled by said transducer for releasing energy to create ignition sparks in synchronism with specific events in said pulse train, means sensitive to different specific events in said pulse train for commencing an energy storage period in each ignition cycle at relatively low engine speeds, timer means operating at relatively high engine speeds and operating under the control of said transducer to commence said energy storage period at an instant in each cycle earlier than said different specific event, the timing period of said timer being determined by closed loop control means so as to regulate the fractional time during which the energy stored by said energy storage means exceeds a threshold value, characterised by mode selection bistable switch means for determining whether or not said timer or said different specific event is to cause commencement of said energy storage period, said bistable switch means being switched to a state in which said timer causes commencement of said energy storage period whenever the time duration for which the energy stored by said energy storage means exceeds a threshold value is less than a predetermined duration and to its other state in which said different specific events cause commencement of the energy storage period either when timing period of the timer exceeds a limiting value or when said different specific event occurs before expiry of the timing period of said timer.

Where the energy storage means is a coil, the energy storage period is commenced by completing a path for

coil current and, in this case, the closed loop control means senses the coil current and determines the timer timing period so that the coil current is above a threshold level for a predetermined proportion of the cycle duration.

The accompanying drawing is an electrical circuit diagram of one example of a variable dwell i.c. engine ignition system in accordance with the invention.

The system shown includes a transducer 10 which senses the angular position of a conventional mechanically timed ignition distributor. The transducer may be a Hall-effect device, a variable reluctance device or any other known "no-contact" device which provides, in well known manner, a pulse train of fixed duty ratio and with the trailing edges of the pulses in the pulse train coinciding with the desired instants of sparks. Since transducers of this type are generally known no further description is given herein. The transducer is designed, in the present case, to provide a duty ratio of about 15%.

The output of the transducer 10 is connected by a pull-up resistor  $R_1$  to a supply rail 11 to which a regulated voltage is applied by a known regulator circuit 12. The transducer output is also connected by a resistor  $R_2$  to the base of an npn transistor  $Q_1$ , which has its emitter connected to a ground rail 13, so that transistor  $Q_1$  is conductive whenever the output of the transducer 10 is high. A resistor  $R_3$  connects the base of transistor  $Q_1$  to the ground rail 13. The collector of the transistor  $Q_1$  is connected to the cathodes of two diodes  $D_1$  and  $D_2$ . The anode of diode  $D_1$  is connected to one side of a capacitor  $C_1$ , the other side of which is connected to the collector of a pnp

transistor  $Q_2$  which has its base connected to a bias voltage source  $V_1$  and its emitter connected by a resistor  $R_4$  to the rail 11. The emitter of the transistor  $Q_2$  is also connected by a resistor  $R_5$  to the collector of a pnp transistor  $Q_3$  which has its emitter connected to rail 11 and its base connected to the collector of an npn transistor  $Q_4$ , the emitter of which is connected by a resistor  $R_6$  to the ground rail 13 and the base of which is connected to said other side of the capacitor  $C_1$ . the anode of the diode  $D_2$  is connected to the rail 11 by a resistor  $R_7$ .

Another diode  $D_3$  has its anode connected to the anode of diode  $D_2$  and its cathode connected by a resistor  $R_8$  to rail 13. The cathode of diode  $D_3$  is connected to the base of an npn transistor  $Q_5$ , the collector of which is connected by two resistors  $R_9$ ,  $R_{10}$  in series to the rail 11. The emitter of the transistor  $Q_5$  is connected to the collector of an npn transistor  $Q_6$  the emitter of which is connected to the junction of two resistors  $R_{11}$  and  $R_{12}$  in series between rails 11 and 13. The base of transistor  $Q_6$  is connected by a resistor  $R_{13}$  to said other side of capacitor  $C_1$ .

The anode of the diode  $D_1$  is connected to the emitters of two pnp transistors  $Q_7$  and  $Q_8$ . Transistor  $Q_7$  has its base connected to the bias voltage source  $V_1$  and its collector connected by a resistor  $R_{14}$  to rail 13. An npn transistor  $Q_9$  has its base connected to the collector of transistor  $Q_7$ , and its emitter grounded to rail 13. The emitter of transistor  $Q_8$  is connected by a constant current source  $S_1$  to the rail 11 and its collector is grounded to rail 13. the base of transistor  $Q_8$  is connected by another current source  $S_2$  to rail 11 and to the emitter of a pnp transistor  $Q_{10}$ . The collector of transistor  $Q_{10}$  is connected to the

collector of transistor Q<sub>8</sub> and to rail 13 and its base is connected to the collectors of an npn transistor Q<sub>11</sub> and a pnp transistor Q<sub>12</sub>. Transistor Q<sub>11</sub> has its base connected to another bias voltage source V<sub>2</sub> and its  
5 emitter grounded to rail 13 via a resistor R<sub>15</sub>. The transistor Q<sub>12</sub> has its base connected to the bias voltage source V<sub>1</sub> and its emitter connected by a resistor R<sub>16</sub> to the rail 11. The base of transistor Q<sub>10</sub> is also connected by a resistor R<sub>17</sub> and a capacitor C<sub>2</sub>  
10 in series to the rail 11. The base of transistor Q<sub>10</sub> is also connected to the cathode of a diode D<sub>4</sub>, the anode of which is connected by a resistor R<sub>18</sub> to the rail 11. Anode of diode D<sub>4</sub> is also connected to the anode of a diode D<sub>5</sub>, the cathode of which is connected to the  
15 transducer output, and to the collector of an npn transistor Q<sub>13</sub> which has its emitter grounded to rail 13.

A pnp transistor Q<sub>14</sub> has its emitter connected to that of transistor Q<sub>12</sub> and its collector connected to the  
20 emitter of transistor Q<sub>11</sub>. The base of transistor Q<sub>14</sub> is connected by a resistor R<sub>19</sub> to rail 11 and by a resistor R<sub>20</sub> to the collector of transistor Q<sub>1</sub>, so that transistor Q<sub>14</sub> turns on whenever transistor Q<sub>1</sub> is conductive and so directly connects the emitters of  
25 transistors Q<sub>11</sub>, Q<sub>12</sub> together.

The emitter of transistor Q<sub>12</sub> is also connected to the anode of a diode D<sub>6</sub>, the cathode of which is connected to the collector a pnp transistor Q<sub>16</sub> and to ground via a current sink S<sub>3</sub>. The emitter of transistor Q<sub>16</sub> is  
30 connected to rail 11 and a resistor R<sub>21</sub> connects the base of transistor Q<sub>16</sub> to that rail. The base of transistor Q<sub>16</sub> is also connected to the collector of an npn transistor Q<sub>15</sub>, the emitter of which is connected to the emitter of transistor Q<sub>11</sub> and the base of which  
35 is grounded via a resistor R<sub>22</sub>. A resistor R<sub>23</sub> connects

the base of transistor Q<sub>15</sub> to the anode of a diode D<sub>7</sub>, the cathode of which is connected to ground by a resistor R<sub>24</sub>. The emitter of an npn transistor Q<sub>17</sub> is connected to the cathode of diode D<sub>7</sub> and the base of transistor Q<sub>17</sub> is connected to the junction of two resistors R<sub>25</sub>, R<sub>26</sub> connected in series between the rails 11, and 13.

An npn transistor Q<sub>18</sub> has its emitter connected to rail 13 and its collector connected by two resistors R<sub>27</sub>, R<sub>28</sub> in series to rail 11. The junction of these resistors R<sub>27</sub>, R<sub>28</sub> is connected to the base of a pnp transistor Q<sub>19</sub>, the emitter of which is connected to rail 11 and the collector of which is connected by three resistors R<sub>70</sub>, R<sub>29</sub>, R<sub>30</sub> in series to rail 13, with the junction of resistors R<sub>29</sub>, R<sub>30</sub> connected to the base of transistor Q<sub>18</sub>. Transistor Q<sub>18</sub>, Q<sub>19</sub> form a bistable switch, turned on as hereafter explained by turning on transistor Q<sub>19</sub> and turned off, as also explained by turning off transistor Q<sub>18</sub>. The collector of the transistor Q<sub>19</sub> is also connected via a resistor R<sub>31</sub> to the base of transistor Q<sub>13</sub>, and by a resistor R<sub>32</sub> to the anode of a diode D<sub>8</sub>, the cathode of which is connected to the base of the transistor Q<sub>5</sub>. The collector of transistor Q<sub>9</sub> is connected to the junction of resistors R<sub>70</sub> and R<sub>29</sub> so that when transistor Q<sub>19</sub> turns on it sinks any current being passed by transistor Q<sub>19</sub> and causes transistor Q<sub>18</sub> to turn off.

An npn transistor Q<sub>20</sub> has its collector connected to the junction of resistor R<sub>17</sub> and capacitor C<sub>2</sub>, its base connected to the bias voltage source V<sub>2</sub> and its emitter connected by a resistor R<sub>3</sub> to the collector of another npn transistor Q<sub>21</sub>, the emitter of which is grounded to rail 13. A diode D<sub>9</sub> has its anode connected to the collector of the transistor Q<sub>19</sub> and its cathode



connected to the junction of resistors R70 and R29. Transistor Q21 has its base connected to the junction of two resistors R33, R34 connected in series between the collector of a pnp transistor Q22 and rail 11.

5 Transistor Q22 has its emitter connected to the base of a pnp transistor Q23, the emitter of which is connected to rail 11. The base of transistor Q22 is connected to the junction of two resistors R35 and R36 which are in series between the rail 11 and the output of the  
10 transducer 10. The junction of these two resistors R35 and R36 is also connected to the collector of a pnp transistor Q24 which has its emitter connected to rail 11 and its base connected to the collector of transistor Q23 which is also connected to ground by a  
15 resistor R37.

An npn transistor Q25 has its emitter grounded to rail 11 and its collector connected to the collector of transistor Q9. The base of transistor Q25 is connected to rail 13 by a resistor R38 and also to the collector  
20 of a pnp transistor Q26. Transistor Q26 has its base connected by a resistor R39 to rail 13, and by two resistors R40, R41 in series to rail 11. The junction of resistors R40, R41 is connected to the anode of a diode D9, the cathode of which is connected to rail 13  
25 by a current sink S4. An npn transistor Q27 has its emitter connected to that of transistor Q26 and by a resistor R42 to rail 11 and its collector connected by a resistor R43 to the rail 13. A transistor Q28 has its base connected to the collector of the transistor Q27,  
30 its emitter grounded to rail 13 and its collector connected to the base of the transistor Q27. A current sink S5 also connects the base of transistor Q27 to ground rail 11.

A capacitor C3 is connected at one side to the base of

- transistor Q<sub>27</sub> and at the other side to the anode of a diode D<sub>10</sub> the cathode of which is connected to the cathode of diode D<sub>9</sub>. These two cathodes are connected to the collector of a pnp transistor Q<sub>29</sub> which has its emitter connected to rail 11, and its base connected by a resistor R<sub>44</sub> to rail 11, by a resistor R<sub>45</sub> to the collector of transistor Q<sub>17</sub> and by a resistor R<sub>46</sub> to the anode of a diode D<sub>11</sub>, the cathode of which is connected to the collector of the transistor Q<sub>20</sub>. The anode of diode D<sub>10</sub> is connected to ground rail 11 by a current sink S<sub>6</sub>, to the base of a pnp transistor Q<sub>30</sub> and to the collector of a pnp transistor Q<sub>31</sub>. Transistor Q<sub>31</sub> has its emitter connected to rail 11 and its base connected by a resistor R<sub>47</sub> to the rail 11.
- 15 The collector of transistor Q<sub>30</sub> is connected by a current sink S<sub>7</sub> to rail 13 and its emitter is connected by a resistor R<sub>48</sub> to rail 11. The collector of transistor Q<sub>30</sub> is also connected to the base of an npn transistor Q<sub>32</sub>, the emitter of which is grounded to rail 13 and the collector of which is connected by a resistor R<sub>50</sub> to the emitter of the transistor Q<sub>30</sub>. An npn transistor Q<sub>33</sub> has its base and emitter connected to the collector of transistor Q<sub>32</sub> and its emitter connected by a resistor R<sub>51</sub> to ground.
- 25 An npn transistor Q<sub>34</sub> has its base connected to the junction of two resistors R<sub>52</sub>, R<sub>53</sub> in series between collector of a pnp transistor Q<sub>35</sub> and rail 13. Transistor Q<sub>35</sub> has its emitter connected to rail 11 and its base connected to the junction of the resistors R<sub>9</sub> and R<sub>10</sub>. The emitter of transistor Q<sub>34</sub> is connected to rail 13 and its collector is connected by a resistor R<sub>54</sub> to rail 11 and by a resistor R<sub>55</sub> to the base of an npn transistor Q<sub>36</sub>, which has emitter grounded to rail 13. Transistor Q<sub>36</sub> has its collector connected by two

resistors R<sub>56</sub>, R<sub>57</sub> in series to rail 11, and by another two resistors R<sub>58</sub>, R<sub>59</sub> in series to the rail 11. The junction of the latter two resistors is connected to the cathode of a diode D<sub>12</sub>, the anode of which is  
5 connected to the base of the transistor Q<sub>23</sub>. The junction of the two resistors R<sub>56</sub>, R<sub>57</sub> is connected to the base of a pnp transistor Q<sub>37</sub> which has its emitter connected by a resistor R<sub>60</sub> to rail 11 and its collector connected by a resistor R<sub>61</sub> to rail 13. the  
10 collector of the transistor Q<sub>37</sub> is also connected by a capacitor C<sub>4</sub> and two resistors R<sub>62</sub>, R<sub>63</sub> in series to the rail 13, the junction of these resistors being connected to the base of an npn transistor Q<sub>38</sub>, the emitter of which is connected to the base of the  
15 transistor Q<sub>36</sub> and the collector of which is connected by a resistor R<sub>64</sub> to the base of the transistor Q<sub>19</sub>.

The emitter of transistor Q<sub>37</sub> is connected to the base of a pnp transistor Q<sub>39</sub>, the emitter of which is connected to rail 11 and the collector of which is  
20 connected by a resistor R<sub>65</sub> to the collector of an npn transistor Q<sub>40</sub>, the base of which is connected to the collector and base of the transistor Q<sub>33</sub>. The collector of transistor Q<sub>39</sub> is also connected to the base of a pnp transistor Q<sub>41</sub>, which has its emitter connected to  
25 rail 11 by a current source S<sub>8</sub>, and its collector connected by a resistor R<sub>66</sub> to the anode of a diode D<sub>13</sub>, the cathode of which is connected to the collector of a transistor Q<sub>40</sub>. The emitter of transistor Q<sub>41</sub> is  
30 connected to the base of a pnp transistor Q<sub>42</sub> which has its emitter connected to rail 11 and its collector connected by a current sink S<sub>9</sub> to rail 13. The collector of transistor Q<sub>42</sub> is connected to the base of an npn transistor Q<sub>43</sub>, which has its collector  
35 connected to rail 11 and its emitter connected by two resistors R<sub>67</sub>, R<sub>68</sub> in series to rail 13. The junction

of resistors R<sub>67</sub>, R<sub>68</sub> is connected to the base of an npn integrated Darlington type output transistor Q<sub>44</sub> which has its emitter connected to rail 13 by a current sensing resistor R<sub>69</sub> and its collector connected via the ignition coil primary winding 14 to the raw supply 15. The emitter of transistor Q<sub>40</sub> is connected to the emitter of transistor Q<sub>44</sub> so that transistor Q<sub>40</sub> starts to turn off whenever the voltage across resistor R<sub>69</sub> rises to that across resistor R<sub>51</sub>.

A pnp transistor Q<sub>45</sub> has its emitter connected to rail 11, its base connected to the junction of two resistors R<sub>72</sub>, R<sub>71</sub> in series between the emitter of transistor Q<sub>43</sub> and rail 11, and its collector connected to the anode of diode D<sub>7</sub>.

In operation transistor Q<sub>1</sub> operates to invert the negative-going output pulses from the transducer 10. Thus following each transducer pulse capacitor C<sub>1</sub> has the potential of its said one side pulled down to approximately one diode voltage drop above ground, cutting off transistors Q<sub>8</sub> and Q<sub>6</sub> in consequence. At low and medium speeds this has the effect of cutting off transistors Q<sub>3</sub> and Q<sub>4</sub> and capacitor C<sub>1</sub> subsequently discharges linearly via transistor Q<sub>2</sub> acting as a constant current source, until transistor Q<sub>4</sub> turns on, whereupon transistor Q<sub>3</sub> shunts the emitter resistor R<sub>4</sub> of transistor Q<sub>2</sub>. This increases the charging rate of capacitor C<sub>1</sub>, which charges up by about 1 volt more, after which its "other side" becomes clamped when transistor Q<sub>6</sub> turns on, at which point the timer constituted by the capacitor C<sub>1</sub> and various transistors controlling its charge, has timed out. During the transducer pulse, the potential of the "other side" of capacitor C<sub>1</sub> remains clamped whilst that of the "one side" rises until clamped by transistor Q<sub>8</sub> which forms part of a Darlington voltage

5 follower driven by the voltage on capacitor  $C_2$ . This voltage therefore controls the delay between the transducer pulse trailing edge and the turning on of the transistor  $Q_6$ , this delay increasing in response to increases in the control voltage. At sufficiently low values of the control voltage, the potential of the "other side" of capacitor  $C_1$ , is not lowered sufficiently to turn off transistor  $Q_4$ ; hence the augmented charging rate provided by transistor  $Q_3$  is operative throughout the timer's action. This enables the coil off time to be controlled over a sufficiently wide range of non-zero values.

15 Under normal operating conditions of the timer transistor  $Q_7$  is non-conductive. During dwell control operation (to be described hereinafter) however, when the voltage across capacitor  $C_2$  approaches the value at which maximum time delay is produced, transistors  $Q_7$  and  $Q_9$  turn on to provide detection of a "timer outranged" condition.

20 When transistor  $Q_{13}$  is conductive (ie in a timer controlled turn on condition), diode  $D_4$  is non-conductive, and the voltage on capacitor  $C_2$  is controlled by transistors  $Q_{11}$  and  $Q_{12}$ . Both of these are held off by transistor  $Q_{14}$  except during the transducer pulses. Transistor  $Q_{12}$  is held off unless transistor  $Q_{16}$  is saturated, i.e. unless transistor  $Q_{15}$  is on. This condition is met during transducer pulses only if the current limit (to be explained hereinafter) is in control; hence transistor  $Q_{12}$  acting as a constant current source is turned on only when the current limit is in control during transducer pulses. Transistor  $Q_{11}$ , which acts as a constant current sink, is held off when transistor  $Q_{15}$  is conducting, so that it is operative only when the current limit is not in control during transducer pulses.

The magnitudes of the sink and source currents have a ratio of about 2:1, so that in steady state the current limit is in operation for about two thirds of the transducer pulse duration, i.e. about 10% of the  
5 ignition cycle period.

When the dwell control loop is not in operation the voltage on capacitor  $C_2$  is pre-conditioned by means of transistor  $Q_{13}$  and diode  $D_4$ . Diode  $D_5$  prevents pre-conditioning from being applied during transducer  
10 pulses, thereby leaving the dwell control voltage undisturbed if the timer is pre-empted by the transducer pulse as a result of rapid acceleration at low engine speeds in dwell control.

Under engine running conditions, transistors  $Q_{30}$ ,  $Q_{32}$   
15 are held off and current passing via diode strapped transistor  $Q_{33}$  provides a reference voltage for the current control loop. This loop is gated by transistor  $Q_{39}$  which when off enables the current control loop transistors  $Q_{40}$ ,  $Q_{41}$ ,  $Q_{42}$ ,  $Q_{43}$  and  $Q_{44}$ , which all  
20 operate in saturation until coil current has risen to a value at which the voltage across resistor  $R_{69}$  causes these stages to desaturate in succession as the current limit comes into control. When transistor  $Q_{43}$  is unsaturated, transistor  $Q_{45}$  is switched on, thereby  
25 signalling when the output stage is either in current limit or not conducting at all.

Capacitor  $C_5$  and resistor  $R_{73}$  control the high  
frequency gain of the current limit amplifier.

The command signal for coil switching operates via  
30 transistors  $Q_{34}$ ,  $Q_{36}$ ,  $Q_{37}$  and  $Q_{39}$ , with transistor  $Q_{38}$  providing a brief hold-off pulse lasting about 0.3mS in order to prevent spurious coil turn-on due to spark

interference. This hold-off pulse is also used to turn on the mode control switch (Q<sub>18</sub>, Q<sub>19</sub>), and it also ensures that transistor Q<sub>31</sub> is held on despite spark interference, thereby assuring undisturbed measurement of current limit duration by the associated circuit.

Transistor Q<sub>31</sub> conducts only when the coil is off. Consequently, during each transducer pulse, transistor Q<sub>31</sub> is off and transistors Q<sub>27</sub> and Q<sub>28</sub> are latched on, thereby holding off transistors Q<sub>26</sub> and Q<sub>25</sub>. The "lower" side of capacitor C<sub>3</sub> is therefore held near ground potential as it discharges, initially at about 1 $\mu$ A. If the mode control bistable switch is off, transistor Q<sub>29</sub> turns off when current limit is reached, causing capacitor C<sub>3</sub> to be discharged additionally at about 100 $\mu$ A. If the period of this augmented discharge falls short of about 1mS, transistors Q<sub>27</sub> and Q<sub>28</sub> remain on when transistor Q<sub>31</sub> turns on, and capacitor C<sub>3</sub> is recharged rapidly. If the 1mS threshold is exceeded, the base potential of the transistor Q<sub>27</sub> is raised above that of transistor Q<sub>26</sub> when transistor Q<sub>31</sub> turns on, resulting in transistors Q<sub>27</sub> and Q<sub>28</sub> turning off and transistors Q<sub>26</sub> and Q<sub>25</sub> turning on. In this event capacitor C<sub>3</sub> recharges relatively slowly, enabling a modest excess of current limit duration above the threshold value to produce an output from transistor Q<sub>25</sub> outlasting the coil hold-off pulse.

At a voltage on capacitor C<sub>3</sub> lower than the threshold for switching off transistors Q<sub>27</sub>, Q<sub>28</sub> the augmented discharge current resulting when transistor Q<sub>29</sub> is non-conducting is removed by means of diodes D<sub>9</sub>, D<sub>10</sub>, and capacitor C<sub>3</sub> continues to discharge at about 1 $\mu$ A. After about 300mS, transistors Q<sub>30</sub> and Q<sub>32</sub> turn on and follow the voltage of capacitor C<sub>3</sub>, shutting down the current limit control reference and thereby smoothly

turning off the coil current without creating a spark. The coil current thus turns off under control and without a spark being created following an engine stall.

5 The transistors Q<sub>22</sub>, Q<sub>23</sub> and Q<sub>24</sub> form a bistable circuit which delivers an output from transistor Q<sub>22</sub> if the negative going transducer pulse applied to its base occurs before it is shorted out by the positive going coil turn-on signal applied via diode D<sub>12</sub>. If transistor Q<sub>22</sub> is turned on by the transducer pulse  
10 occurring first, then transistor Q<sub>23</sub> is held on, thereby sustaining the output until the end of the transducer pulse. The output is used via transistor Q<sub>21</sub> to turn off the mode control bistable switch (Q<sub>18</sub>, Q<sub>19</sub>) for the duration of any transducer pulse which  
15 pre-empts the timer. It also provides for this period, a discharge current via transistor Q<sub>20</sub> for capacitor C<sub>2</sub>, affording a "forcing" dwell control correction.

The leading edge of the transducer pulse turns on transistor Q<sub>22</sub> directly, but it turns on transistor Q<sub>24</sub>  
20 via the turn-off delays of overdriven transistors Q<sub>1</sub>, Q<sub>36</sub> and Q<sub>23</sub>. Thus, the "race" condition is reliably "won" by transistor Q<sub>22</sub> whenever the timer is pre-empted.

As mentioned above transistors Q<sub>18</sub> and Q<sub>19</sub> form a  
25 complementary bistable mode control switch which when on enables timed turn-on by means of transistor Q<sub>5</sub>. When the mode control switch is off, transistor Q<sub>5</sub> conducts only during transducer pulses, giving direct coil control by the transducer signal.

30 The arrangements described ensure that the mode control switch is not turned to "off" (direct control) when spurious sparks could result. Three separate means are



provided for turning the mode control switch off and two of these, viz the "timer outranged" detector and the "timer-pre-empted" detector both have outputs which are effectively gated by the transducer pulse. The  
5 switch is turned on, if not already on, by the coil hold-off pulse, and is turned off immediately afterwards if a more persistent output is received from the current limit duration detector.

10 Mode change due to falling speed with negligible jitter is normally caused by "timer outranged" detection at, for example, about 700 rpm engine speed.

Jitter-induced hunting between modes is avoided since at speeds high enough for mode change to timer operation, the timed turn-on is early enough to avoid  
15 being pre-empted despite substantial jitter (up to 6% with typical value of coil-current growth time).

For optimum dynamic performance in following engine acceleration, the magnitudes of the sink and source currents passed by transistors  $Q_{11}$  and  $Q_{12}$  are chosen  
20 in relation to the capacitor  $C_2$  and in relation to the time constants of the timer circuit to ensure that the dwell time error in any given cycle is approximately matched by the resultant timer delay correction in the next cycle at speeds at which transistors  $Q_3$ ,  $Q_4$  turn  
25 off. At high speeds the reduced coil off time can result in residual coil energy at coil turn on, causing random variations in the coil current growth time. Under these circumstances a reduced correction per cycle provides desirable smoothing of the response when  
30 transistors  $Q_4$  and  $Q_3$  remain on.

If necessary, a voltage limiting protective zener diode feedback circuit of known kind may be associated with transistor  $Q_{44}$ .

CLAIMS

1. A dwell control for an ignition system employing a transducer (10) driven by the engine and producing a pulse train of approximately constant duty ratio and including mechanical means for varying the phase of the pulse train relative to the engine cycle in accordance with engine operating conditions, energy storage means (14) controlled by said transducer for releasing energy to create ignition sparks in synchronism with specific events in said pulse train, means (Q22) sensitive to different specific events in said pulse train for commencing an energy storage period in each ignition cycle at relatively low engine speeds, timer means (C<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub> and Q<sub>4</sub>) operating at relatively high engine speeds and operating under the control of said transducer to commence said energy storage period at an instant in each cycle earlier than said different specific event, the timing period of said timer being determined by closed loop control means so as to regulate the fractional time during which the energy stored by said energy storage means exceeds a threshold value, characterised by mode selection bistable switch means (Q18, Q19) for determining whether or not said timer or said different specific event is to cause commencement of said energy storage period, said bistable switch means being switched to a state in which said timer causes commencement of said energy storage period whenever the time duration for which the energy stored by said energy storage means exceeds a threshold value is less than a predetermined duration and to its other state in which said different specific events cause commencement of the energy storage period either when the timing period of the timer exceeds a limiting value or when said different specific event occurs before expiry of the timing period of said timer.

2. A dwell control as claimed in claim 1 in which the energy storage means is an ignition coil (14), current in the coil being sensed by the closed loop control means.

5 3. A dwell control as claimed in claim 2 comprising a semiconductor switch device (Q44) and a current sensing element (R69) in series with the coil (14), a drive amplifier (Q37, Q39, Q41, Q42, Q43) for providing drive current to said switch device (Q44), current limit  
10 semiconductor means (Q40) connected to said current sensing element (R69) and to the drive amplifier and operating to reduce the current supplied to the switch device (Q44) when the coil current exceeds a threshold level and means (Q45) connected to the drive amplifier  
15 and providing a feedback signal to the closed loop control means when the current limit semiconductor means (Q40) is in operation.

4. A dwell control as claimed in any preceding claim in which a capacitor (C3) is employed in a timer circuit  
20 (Q27, Q28) for detection of when the time duration for which the energy stored by the energy storage means exceeds a threshold value is greater than said predetermined duration.

5. A dwell control as claimed in claim 4 in which said  
25 capacitor (C3) preserves a charge signalling such detections until after spark interference has subsided, which charge then determines whether the mode selection bistable switch means (Q18, Q19) is switched from said first-mentioned state to said other state.

6. A dwell control as claimed in claim 4 or 5 in which said capacitor ( $C_3$ ) also operates so as smoothly to turn off the coil current when necessary after the transducer signal has ceased.

- 5 7. A dwell control as claimed in claim 6 in which said capacitor ( $C_3$ ) is connected to said closed loop control means so as to provide a signal thereto representing said threshold value which reduces gradually as said capacitor ( $C_3$ ) discharges following cessation of the
- 10 transducer signal.

0138520

1/2



