

⑫

**EUROPEAN PATENT APPLICATION**

⑳ Application number: **84201743.6**

㉔ Int. Cl.<sup>3</sup>: **G 01 R 31/28**

㉕ Date of filing: **27.05.81**

㉓ Priority: **17.06.80 US 160562**

㉒ Date of publication of application:  
**11.09.85 Bulletin 85/37**

㉑ Date of deferred publication of search report: **03.02.88**

㉐ Designated Contracting States:  
**DE FR GB IT SE**

㉏ Publication number of the earlier application  
in accordance with Art. 76 EPC: **0 042 222**


㉗ Applicant: **ZEHNTTEL, INC.**  
**2625 Shadelands Drive**  
**Walnut Creek California 94598(US)**

㉖ Inventor: **Jacobsen, Robert Gerald**  
**Route 2 Box 953 Lone Oak Road**  
**Brentwood California 94513(US)**

㉕ Representative: **Hustwitt, Philip Edward et al,**  
**Hustwitt & Co. St. George's House 44 Hatton Garden**  
**London, EC1N 8ER(GB)**

㉔ **Circuit for generating test signals for in-circuit digital testing.**

㉔ A circuit for use with a central processor for the in-circuit testing of the electrical properties of components interconnected at electrical nodes in a circuit under test is disclosed. The nodal test signals have first, second, and disconnect logic states. A test vector processor responds to the central processor to control the generation of the nodal test signals during a test cycle. A plurality of digital test signal means responsive to the vector processor are also provided. Each test means includes a circuit means for storing test signal generating data, and responsive to the stored data, controls the generation of the logic state of a nodal test signal where the logic state of the test signal is controlled to (1) keep the same logic state as the previous logic state, (2) toggle to the opposite state as the previous logic state, or (3) assume either a logic zero or a logic one state regardless of the previous logic state.





European Patent  
Office

# EUROPEAN SEARCH REPORT

0154048

Application Number

EP 84 20 1743

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
A	EP-A-0 011 352 (GENRAD) * Page 5, line 27 - page 6, line 34 * ----	1	G 01 R 31/28
A	GB-A-2 019 012 (NCR) * Page 4, lines 51-58; page 5, line 30 - page 31, line 5; page 9, line 38 - page 10, line 4; page 11, lines 30-32; figures 2,3B,5 * ----	1	
A	WESCON TECHNICAL PAPERS, vol. 19, 16th-19th September 1975, pages 27/2-1 - 27/2-4, North Hollywood, US; J.F. CAMPBELL: "A new real-time function test generation system for complex LSI testing" * Figure 1 * ----	1	
A,D	GB-A-2 020 439 (ZEHNTTEL) * Page 5, line 15 - page 6, line 2; figures 2a,2b * ----	2	
A	US-A-4 070 565 (ZEHNTTEL) * Abstract * ----	1	TECHNICAL FIELDS SEARCHED (Int. Cl.4)
A	US-A-4 125 763 (DRABING) * Column 3, line 47 - column 4, line 15; figure 2 * -----	1	G 01 R 31/28 G 06 F 11/26
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 16-11-1987	Examiner GUIVOL Y.
<b>CATEGORY OF CITED DOCUMENTS</b> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ..... & : member of the same patent family, corresponding document			