11) Publication number:

0 188 378

A3

(12)

EUROPEAN PATENT APPLICATION

21 Application number: 86300240.8

(51) Int. Cl.4: G 05 F 3/20

22 Date of filing: 15.01.86


- 30 Priority: 16.01.85 JP 5333/85
- 43 Date of publication of application: 23.07.86 Bulletin 86/30
- (88) Date of deferred publication of search report: 26.11.86
- 84 Designated Contracting States: DE FR GB

- 71) Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211(JP)
- 72 Inventor: Miyashita, Takumi Hiraojutaku 42-104 372, Hirao Inagi-shi Tokyo 192-02(JP)
- (14) Representative: Bedggood, Guy Stuart et al,
 Haseltine Lake & Co. Hazlitt House 28 Southampton
 Buildings Chancery Lane
 London WC2A 1AT(GB)

- 54 Semiconductor circuit device.
- (5) A semiconductor circuit device including: a semiconductor substrate (3), a plurality of metal oxide semiconductor (MOS) transistors formed on the semiconductor substrate, a plurality of ground side power source lines (V_{SS}) formed on the semiconductor substrate, a back gate bias generating circuit (V_{BB}GEN) formed between the substrate and the ground side power source line, for supplying a back gate

voltage to the substrate, and a clamp circuit consisting of a MOS diode formed on the substrate and provided between the substrate and the ground side power source line, for clamping the potential of the substrate to a predetermined level when the back gate bias generating circuit is not operated.

Fig. 11



Croydon Printing Company Ltd.



EUROPEAN SEARCH REPORT

EP 86 30 0240

	DOCUMENTS CONS	IDERED TO BE	RELEVANT	•					
Category		h indication, where appr ant passages	ication. where appropriate, assages		1	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)			
x	EP-A-0 024 903 (* Abstract; figur	•		1,2	G	05	F	3/20	
X	PATENTS ABSTRACTS 6, no. 107 (E-113 June 1982; & JP - (TOKYO SHIBAURA I 04-03-1982 * Whole document	3)[985], 17 - A - 57 39 DENKI K.K.)	th	1					
A	US-A-3 794 862 * Abstract; figur	94 862 (ROCKWELL) ct; figure 1 *		1					
А	IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-15, no. 5, October 1980, pages 839-846, IEEE, New York, US; J.Y. CHAN et al.: "A 100 ns 5 V only 64K x 1 MOS dynamic RAM" * Page 842, figure 6 *		,	1			*	-	
						TECHNICAL FIELDS SEARCHED (Int. Cl.4)			
:					G H H	05 02 01	F M L	3/00 3/00 27/00	
-	·								
	The present search report has be	een drawn up for all clai	ms						
Place of search Date of completion THE HAGUE 25-08-1				7.45	CFI	Exam B.	miner		
X : pa Y : pa do A : tec O : no	CATEGORY OF CITED DOCU inticularly relevant if taken alone inticularly relevant if combined with the same category chnological background in-written disclosure lermediate document	MENTS ith another	T: theory or pr E: earlier pater after the filin D: document of L: document of document	inciple und nt documer ng date lited in the a lited for oth	erlyin it, but applic er rea	g the i publis ation sons	nventi shed o	n, or	