

**EUROPEAN PATENT APPLICATION**

Application number: 86300240.8

Int. Cl.<sup>4</sup>: **G 05 F 3/20**

Date of filing: 15.01.86

Priority: 16.01.85 JP 5333/85

Date of publication of application:  
23.07.86 Bulletin 86/30

Date of deferred publication of search report: 26.11.86

Designated Contracting States:  
DE FR GB

Applicant: **FUJITSU LIMITED**  
1015, Kamikodanaka Nakahara-ku  
Kawasaki-shi Kanagawa 211(JP)

Inventor: **Miyashita, Takumi**  
Hiraojutaku 42-104 372, Hirao  
Inagi-shi Tokyo 192-02(JP)


Representative: **Bedggood, Guy Stuart et al,**  
Haseltine Lake & Co. Hazlitt House 28 Southampton  
Buildings Chancery Lane  
London WC2A 1AT(GB)

**Semiconductor circuit device.**

A semiconductor circuit device including: a semiconductor substrate (3), a plurality of metal oxide semiconductor (MOS) transistors formed on the semiconductor substrate, a plurality of ground side power source lines ( $V_{SS}$ ) formed on the semiconductor substrate, a back gate bias generating circuit ( $V_{BB}GEN$ ) formed between the substrate and the ground side power source line, for supplying a back gate

voltage to the substrate, and a clamp circuit consisting of a MOS diode formed on the substrate and provided between the substrate and the ground side power source line, for clamping the potential of the substrate to a predetermined level when the back gate bias generating circuit is not operated.

*Fig. 11*





DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
X	EP-A-0 024 903 (FUJITSU) * Abstract; figure 2 *	1,2	G 05 F 3/20
X	--- PATENTS ABSTRACTS OF JAPAN, vol. 6, no. 107 (E-113)[985], 17th June 1982; & JP - A - 57 39 566 (TOKYO SHIBAURA DENKI K.K.) 04-03-1982 * Whole document *	1	
A	--- US-A-3 794 862 (ROCKWELL) * Abstract; figure 1 *	1	
A	--- IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-15, no. 5, October 1980, pages 839-846, IEEE, New York, US; J.Y. CHAN et al.: "A 100 ns 5 V only 64K x 1 MOS dynamic RAM" * Page 842, figure 6 *	1	
			TECHNICAL FIELDS SEARCHED (Int. Cl.4)
			G 05 F 3/00 H 02 M 3/00 H 01 L 27/00
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 25-08-1986	Examiner ZAEGEL B.C.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>			