(11) Publication number:

0 200 364

**A1** 

### (12)

#### **EUROPEAN PATENT APPLICATION**

(21) Application number: 86302334.7

(51) Int. Cl.4: H 01 L 21/90

(22) Date of filing: 27.03.86

30 Priority: 29.03.85 US 717370

Date of publication of application: 05.11.86 Bulletin 86/45

(84) Designated Contracting States:

AT BE CH DE FR GB IT LI LU NL SE

Applicant: ADVANCED MICRO DEVICES, INC. 901 Thompson Place P.O. Box 3453
Sunnyvale, CA 94088(US)


(72) Inventor: Lien, Jih-Chang 6968 McCall Drive San Jose California(US)


72 Inventor: Wang, Hsingya 2698 Keppler Drive San Jose California(US)

Representative: Wright, Hugh Ronald et al, Brookes & Martin 52/54 High Holborn London WC1V 6SE(GB)

(54) Method of fabricating metal silicide gate electrodes and interconnections.

(57) A method for constructing titanium silicide integrated circuit gate electrodes and interconnections is disclosed. The method finds particularly useful applications in metal-oxide semiconductor integrated circuit fabrication. Following standard active and passive circuit component construction, a thin film of titanium (40) is overlayed on the die structure covering thereby the pre-patterned polysilicon gates (18, 36) and interconections. The die is then rapidly heated and baked to form a silicide layer (42) superposing said polysilicon. The undesired titanium layer over other areas can be stripped using simple ammonium hydroxide/hydrogen etching and cleaning solution. Titanium silicide electrodes and interconnections are self-aligned and have a sheet resistance of 1 to 5 ohms per square.





# METHOD OF FABRICATING METAL SILICIDE GATE ELECTRODES AND INTERCONNECTIONS

5

The present invention generally relates to integrated circuits and, in particular, to a method for constructing metal silicide metal-oxide semiconductor (MOS) integrated circuit electrodes and interconnections.

10

Field-effect transistors (FET) and other related insulated-gate electronic devices are mainstay components of MOS integrated circuits. A MOSFET generally consists of two closely spaced, doped regions in a substrate - the "source" and the "drain." The region between the two is the "channel." A thin insulation layer is formed directly above the channel. A conductive material "gate" electrode is positioned directly over and completely covering the insulation layer directly above the channel. A voltage applied to the gate affects the electronic properties of the channel region, whereby the FET is turned ON or OFF.

15

In some devices, such as the electrically erasable programmable read only memory (EEPROM or E2PROM) device, a first gate lies below a superposing insulator layer upon which the gate electrode is constructed; the first gate is known as a "floating gate."

20

The abbreviation "MOS" has become somewhat of a misnomer because for many applications these gates are formed of a polysilicon material which is doped to render it conductive. However, although such a gate is adequate to create a field in the channel region so as to control the state of the FET, it is not without its operational problems.

25

30

One of these problems is that polysilicon has a relatively high sheet resistance and, therefore is not as good a conductor as metal. This, of course, results in slower devices. Hence, manufacturers of integrated circuits have taken to forming composite metal silicide electrodes and interconnections between circuit components. See e.g., U.S. Patent No. 4,337,476 (Fraser and Murarka).

10

15

20

25

30

Hwang, et al., U.S. Patent No. 4,443,930 teaches a method of cosputtering a target of metal silicide and a target of doped silicon to form a low sheet resistance conductor. However, direct deposit and etching techniques such as this have the disadvantage in that there are difficulties of defining the pattern and creating unstable transistors. See also, U.S. Patent No. 4,332,839 (Levinstein, et al.).

Another method of fabricating a metal silicide structure is to form a high resolution pattern prior to depositing a metal silicide layer and then lifting the pattern to leave an electrode/interconnection pattern. See U.S. Patent No. 4,362,597 (Fraser et al.). Directly deposited polycide (silicide on polysilicon) gates and interconnections have difficulties in defining and controlling the line widths.

One recent solution is proposed by Scovell, et al., U.S. Patent No. 4,468,308, in which a metallic silicide layer is formed on a substrate by pulse heating deposits to cause interdiffusion.

A major problem of prior techniques occurs in the etching of such a blanket titanium silicide layer to leave only the desired electrodes and interconnections. The silicide will etch at a different rate than adjacent or sandwiched silicon or polysilicon layers. Hence, there exists a tendency to leave silicide which overhangs such layers. When depositing further layers of the structure, such overhangs create flow problems, leaving holes or air bubbles in the structure.

No simple process has been developed which will create a selfaligned, discrete pattern of metal silicide suitable for the geometries involved in the fabrication of integrated circuits.

We will describe an improved method for fabricating metal silicide gate electrodes and integrated circuit interconnections.

These may form a silicide pattern on an integrated circuit which is self-aligned on top of polysilicon layers.

They may also form silicide gate electrodes and integrated circuit interconnections which have a low sheet resistance.

We will also describe a silicide which can be patterned using conventional etching techniques to obtain gate electrodes and interconections.

One aspect, the present invention provides a method of forming metal silicide electrode and/or metal silicide interconnection structures on an integrated circuit substrate, having circuit components and patterned polysilicon layers superposing the surface of said substrate, by forming a thin film of metal on said substrate to form a stratified structure with said polysilicon layer, rapidly heating said substrate, and baking said substrate such that said metal and said polysilicon react to form a substantially homogenous metal silicide layer, wherein said metal silicide layer forms a pattern of metal silicide electrode and metal silicide interconnection structures.

Other objects, features and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the FIGURES.

#### BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

20

25

30

FIGURES 1 to 7 are cross-sectional drawings showing an idealized sequence of process steps for select exemplary integrated circuit components having electrodes and interconnections formed by the method according to the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

Reference is now made in detail to a specific embodiment of the present invention, which illustrates the best mode presently contemplated by the inventors for practicing the invention. Alternative embodiments are also briefly described. The drawings referred to in this description are to be understood not to be drawn to scale except if specifically noted. Moreover, the drawings are intended to illustrate only one portion of an integrated circuit fabricated in accordance with the present invention.

The process of the present invention begins with a commercially available silicon wafer which defines a silicon substrate 10 for the integrated circuit being fabricated. Before forming the metal silicide gate electrodes

0

5

:0

!5

30

35

and interconnection structures, the circuit components are constructed in accordance with well-known integrated circuit fabrication techniques. To illustrate the present invention, a section of an integrated circuit substrate 10 is shown with two such devices, one a single gate device 11 and the other a double gate device 13 as may be constructed, for example, for an EPROM cell.

The details of the common steps as shown in completion in the FIGURES can be found in many classical integrated circuit fabrication texts; one such is by the Fairchild Corporation, entitled, Semiconductor & Integrated Circuit Fabrication Techniques, Reston Publishing Company, Inc., Copyright 1979.

FIGURE 1 shows the substrate 10 at the completion of several steps accomplished preparatory to forming transistor gates. An insulator layer (not shown) has been formed over the substrate 10; typically a silicon dioxide layer is formed by thermal oxidation of the substrate 10 in an oxidizing atmosphere at an elevated temperature. The thickness is not critical and is often in the range of 200 to 1,000 Angstroms. A layer of a different insulator, such as silicon nitride (not shown), is then formed, usually by chemical vapor deposition (CVD). A common photoresist mask technique is then used to create a pattern in the nitride. Thick isolating field oxide regions 22 are then grown. Next, a gate oxide layer 12 is formed, again such as by thermal growth. These techniques are well known.

Through similar well-known steps a first polysilicon layer 14 is formed (aka Poly I) and patterned; an inter-gate oxide layer 16 is formed and patterned on polysilicon layer 14 above the region where the EPROM cell 13 is to be constructed and/or on the substrate 10, layer 17 is formed to be used for a single gate device 11; another polysilicon layer 18 is formed (aka Poly II); and a layer of silicon nitride 20 is formed. For this embodiment, the nitride layer is commonly formed in a thickness having a range of 700 to 1500 Angstroms.

Photoresist is then patterned using conventional photolithographic techniques and conventional plasma etching can be used to pattern the nitride 20 and the Poly II 18 as shown in FIGURE 2.

Referring to FIGURE 3, using conventional double gate formation techniques, the interoxide layer 16 has been dipped out except between the Poly I 14 and the Poly II 18. Commonly known etching can be used to form a self-aligned floating gate 24 for the double gate EPROM structure 13.

FIGURE 4 illustrates the structure at step completion following the doping of regions of the substrate on each side of the single gate structure 26 and each side of the double gate structure 28 to form source and drain regions of the FETs 11, 13 in the substrate 10.

5

There is no physical distinction between the drain and source regions in a MOSFET because of the inherent symmetry of the structure. Rather, the biasing conditions generally determine which region is considered the source and which region is considered the drain. For clarity of explanation of the preferred embodiment of the present invention, the source regions are designated 30 and the drain regions are designated 32 arbitrarily.

10

For an n-channel type MOSFET, the dopant ions most commonly used are arsenic or phosphorous ions; for a p-channel type MOSFET, the dopant ions most commonly used are boron ions. One example of a common technique for forming the source 30 and drain 32 is ion implantation where the ions are introduced into the substrate 10 with an implant energy of approximately 30 to 150 kev to form impurity concentrations of about  $10^{20}$  atoms per cubic centimeter.

15

20

The next step of the process is to grow thermally another oxide layer 34 on the surface of substrate 10 above the source 30 and drain 32 regions and around the sides of the gates 18, 24, 36. The thickness of this oxide layer is approximatley 500 to 1500 Angstroms. Hot phosphoric acid is then used to remove the remaining nitride layers 20 from the top surface of the gate 36 and the gate 18. Conventional methods are employed in these steps to achieve the structure as shown in FIGURE 5.

25

The key to the present invention lies in the next fabrication steps represented in completion phase by FIGURE 6. A thin film of titanium 40 is deposited across the top surface of the die, represented by the structure of FIGURE 5. In the preferred embodiment, commercial sputtering equipment was used to obtain a film having a thickness of approximately 500 to 1500 Angstroms.

30

35

The structure formed to this point in the process is then rapidly heated (within 30 seconds) to a temperature having a range of approximately 500 to 800 degrees centigrade. One method of rapidly raising the temperature is to subject the structure to the radiation of a tungsten halogen lamp in a non-oxidizing ambient atmosphere, such as argon. The structure is then allowed to bake for a time sufficient to allow the titanium to react with the underlying

10

15

20

25

30

35

layer of polysilicon, viz. the gates 18,36. It has been determined that a period in the range of one to thirty seconds suffices to form a substantially homogeneous titantium silicide alloy layer 42 superposing the gate layers 18, 36. The titanium silicide gate electrodes 42 formed in accordance with this procedure have a sheet resistance of approximately one to five ohms per square.

Note that the areas of the surface of the structure coated with the thermal oxide of the previous steps (as shown in FIGURE 5) are not converted during the baking to silicide. A layer of substantially pure titanium 40 remains as previously deposited. A standard ammonia hydroxide/hydrogen peroxide solution stripping of this titanium 40 can be readily accomplished. It is important to further note that the sidewalls 44 of the thermal oxide 34 acts to reduce the thickness of the titanium on the sidewalls 44. This prevents silicon from moving out of the Poly I and Poly II lines during the heating and baking to form unwanted titanium silicide formations in the circuit, viz. other than as electrodes and interconnections as determined by the mask applied prior to the stripping. This clean edge definition is important to establishing optimal operational parameters for the entire integrated circuit device.

Standard fabrication techniques can next be used to deposit standard remaining layers necessary to finalize the particular integrated circuit device, such as further insulation, metallization, and passivation layers. The method of the present invention also prevents holes from being left in the structure during the construction of these subsequent layers.

Hence, a novel technique for creating a self-aligned structure having a discrete pattern of gate electrodes and interconnections formed of titanium silicide has been invented which takes advantage of basic and well understood fabrication techniques wherever possible to simplify integrated circuit construction while providing improved performance devices.

The foregoing description of the preferred embodiment of the present invention has been presented for the purpose of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. As should be obvious to one skilled in the art, many modifications and variations – e.g., a different sequence of the steps of any method presented or the application to the construction of many NMOS, PMOS, or CMOS circuits – are possible in light of the above teaching. The embodiment was chosen and described in order to explain the principles of the invention

and its practical application to thereby enable others skilled in the art and having express permission directly from the inventor, or his assigns, to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by both the claims appended hereto and their equivalents.

#### CLAIMS

#### What is claimed is:

5

0

15

20

25

1. A method of forming metal silicide electrode and interconnection structures on an integrated circuit substrate having a patterned polysilicon layer superposing said substrate and circuit components, comprising the steps of:

forming a thin film of metal on said substrate to form a stratified structure with said layer;

heating said substrate; and

baking said substrate such that said metal and said polysilicon react to form a substantially silicide layer,

wherein said structure forms a pattern of metal silicide electrode and metal silicide interconnection structures.

2. The method according to Claim 1, wherein said step of forming a thin film of metal comprises:

depositing a film of titanium having a thickness in the range of 500 to 1500 Angstroms.

3. The method according to Claim 1, wherein said step of heating said substrate comprises:

rapidly raising the temperature of said substrate to within the range of 500 to 800 degrees centigrade.

4. The method according to Claim 3, wherein said step of baking said substrate comprises:

maintaining said temperature for a period of time within the range of one second to 30 seconds.

5. A method of forming metal silicide gate electrodes and metal silicide interconnections on a semiconductor integrated circuit silicon substrate comprising the steps of:

forming a first insulator layer over said silicon substrate:

forming at least one polysilicon gate on said first layer;
doping regions of said substrate on each side of said gate such
that said dopant forms source, drain and channel regions with respect to said
gate to create a transistor structure;

5

thickening said first insulating layer not covered by said gate to a thickness so as to surround said gate;

forming a layer of titanium on said gate and first insulator layer;

heating said substrate;

10

baking said substrate to allow said titanium and said polysilicon to react so as to form a homogeneous titanium silicide gate electrode superposing said channel region; and

stripping said titanium layer from said first insulator layer.

15

6. The method as set forth in Claim 5, further comprising: forming a plurality of said transistor structure.

7. The method as set forth in Claim 6, further comprising:

forming a pattern of polysilicon interconnections between said transistors prior to said step of thickening said insulator layer such that said layer also surrounds said interconnections.

20

8. The method according to Claim 7, wherein said step of forming a thin film of metal comprises:

depositing a film of titanium having a thickness in the range of 500 to 1500 Angstroms.

25

30

9. The method according to Claim 8, wherein said step of heating said substrate comprises:

rapidly raising the temperature of said substrate to within the range of 500 to 800 degrees centigrade.

10. The method according to Claim 9, wherein said step of baking said substrate comprises:

maintaining said temperature for a period of time wintin the range of one second to 30 seconds.

11. The method according to Claim 10, wherein said substrate has active integrated circuit components integral therewith, further comprising:

patterning said interconnections such that said transistors are connected to at least some of said components.

5




FIG. 1




FIG. 2




FIG. 3






FIG. 4




FIG. 5




FIG. 6




FIG. 7



## **EUROPEAN SEARCH REPORT**

EP 86 30 2334

DOCUMENTS CONSIDERED TO BE RELEVANT					,
Category		th indication, where approprant passages	oriate,	Fleievant to claim	CLASSIFICATION OF THE APPLICATION (Int. CI.4)
x	EP-A-O 091 775 (K.K. TOSHIBA)  * page 6, line 26 - page 7, line 14; page 7, line 24 - page 8, line 7; page 10, lines 24-28; figures 4a-4e *		line ge 8,	1,5	H 01 L 21/90
X	EP-A-O 124 960 TELEPHONES AND CLTD.CO.) * page 3, line 16; figures 3a-3	CÀBLES PUBLIC e 4 - page 6,		1,3	•
A	SOLID STATE TECH no. 1, January 1 65-72, Port Wash York, US; FARRON MOHAMMADI: "Silic interconnection	1981, pages nington, New KH cides for	24,		TECHNICAL FIELDS SEARCHED (Int. Cl.4)
A,D	US-A-4 468 308 al.) * column 2, 1: 3, lines 1-18 *	ines 31-55; d		2,3	H 01 L 21/88 H 01 L 21/30
	The present search report has t	peen drawn up for all claims			
	Place of search BERLIN	Date of completion 30-06-		PRETZ	Examiner ZEL B.C.
Y: pa do A: ted O.: no	CATEGORY OF CITED DOCU inticularly relevant if taken alone inticularly relevant if combined we coment of the same category chnological background in-written disclosure termediate document	vith another D	: earlier pater after the filing : document of : document of	nt document, ng date sited in the ap sited for other	lying the invention but published on, or plication reasons ant family, corresponding