



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



Publication number:

**0 239 968 A3**

12

## EUROPEAN PATENT APPLICATION

21 Application number: 87104660.3

51 Int. Cl.<sup>5</sup>: G11C 17/00

22 Date of filing: 30.03.87

30 Priority: 31.03.86 JP 71139/86

43 Date of publication of application:  
07.10.87 Bulletin 87/41

84 Designated Contracting States:  
DE FR GB

68 Date of deferred publication of the search report:  
27.03.91 Bulletin 91/13

71 Applicant: KABUSHIKI KAISHA TOSHIBA  
72, Horikawa-cho Saiwai-ku  
Kawasaki-shi Kanagawa-ken 210(JP)


72 Inventor: Atsumi, Shigeru  
Patent Division K.K. Toshiba 1-1 Shibaura  
1-chome

Minato-ku Tokyo 105(JP)  
Inventor: Tanaka, Sumio  
Patent Division K.K. Toshiba 1-1 Shibaura  
1-chome  
Minato-ku Tokyo 105(JP)  
Inventor: Saito, Shinji  
Patent Division K.K. Toshiba 1-1 Shibaura  
1-chome  
Minato-ku Tokyo 105(JP)  
Inventor: Otsuka, Nobuaki  
Patent Division K.K. Toshiba 1-1 Shibaura  
1-chome  
Minato-ku Tokyo 105(JP)

74 Representative: Lehn, Werner, Dipl.-Ing. et al  
Hoffmann, Eitle & Partner Patentanwälte  
Arabellastrasse 4  
W-8000 München 81(DE)

54 Nonvolatile semiconductor memory device.

57 A nonvolatile semiconductor memory device comprising a matrix array of memory cells, word lines for driving the rows of memory cells, bit lines for reading data from columns of memory cells, a plurality of first MOS transistors provided for these bit lines, respectively, a second MOS transistor having a source coupled to the bit lines by the first MOS transistors, a drain coupled to a VCC terminal, and a gate connected to receive a predetermined bias voltage, a row decoder for selecting one of the word lines in accordance with a row-address signal, and a column decoder for turning on one of the first MOS transistors in accordance with a column-address signal. The memory device further has a CE terminal for receiving a test-mode signal, an OE terminal for receiving first and second control signals, and a control circuit for detecting a test mode, thereby prohibiting the operation of the row decoder in response to the first control signal, and permitting the operation of the row decoder in response to the second control signal.



EP 0 239 968 A3



European  
Patent Office

## EUROPEAN SEARCH REPORT

Application Number

EP 87 10 4660

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	GB-A-2 144 006 (TOKYO SHIBAURA) * Abstract; figures 3,18; page 13, line 43 - page 14, line 9 * - - -	1	G 11 C 17 00
Y		9	
A		3,4,8	
Y	PATENT ABSTRACTS OF JAPAN, vol. 9, no. 195 (P-379)[1918], 13th August 1985; & JP-A-60 59 599 (NIPPON) 05-04-1985 * Whole document *	9	
A	IDEM - - - - -	1,3,8,10	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			G 11 C 17 G 11 C 29 G 11 C 8
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of search 12 November 90	Examiner LINDQUIST J.W.
<div>CATEGORY OF CITED DOCUMENTS</div> <div>X: particularly relevant if taken alone</div> <div>Y: particularly relevant if combined with another document of the same category</div> <div>A: technological background</div> <div>O: non-written disclosure</div> <div>P: intermediate document</div> <div>T: theory or principle underlying the invention</div> <div>E: earlier patent document, but published on, or after the filing date</div> <div>D: document cited in the application</div> <div>L: document cited for other reasons</div> <div>&amp;: member of the same patent family, corresponding document</div>			