|
(11) | EP 0 312 720 A3 |
(12) | EUROPEAN PATENT APPLICATION |
|
|
|
|
|||||||||||||||||||||||||||
(54) | Double buffered graphics design system |
(57) A graphic display system comprises a video display controller including two similar
frame buffer memories for alternatively receiving and storing incoming pixel data
and for periodically refreshing a display on a screen selectively in accordance with
pixel data stored by either one of the two frame buffer memories. While the video
display controller periodically refreshes the screen display in accordance with the
pixel data stored in a first of the frame buffer memories, incoming pixel data is
stored in the second frame buffer memory. The video display controller begins periodically
refreshing the screen display in accordance with the pixel data stored in the second
frame buffer memory. Updated pixel data stored in the second frame buffer memory is
then copied into the first frame buffer memory. |