(1) Publication number:

0 349 824 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 89111186.6

(51) Int. Cl.5: H03K 19/0175

22 Date of filing: 20.06.89

@ Priority: 30.06.88 JP 163607/88

Date of publication of application: 10.01.90 Bulletin 90/02

Designated Contracting States:
DE FR GB

Date of deferred publication of the search report: 25.07.90 Bulletin 90/30

7) Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211(JP) Inventor: Ueno, Kouji
139-4-1211, Ohmaru
Inagi-shi Tokyo, 206(JP)
Inventor: Yamaguchi, Daisuke
2-19-3-106, Suge Tama-ku
Kawasaki-shi Kanagawa, 214(JP)
Inventor: Matsuzaki, Yasurou
3-4-13, Sekido
Tama-shi Tokyo 206(JP)

Representative: Seeger, Wolfgang, Dipl.-Phys. Georg-Hager-Strasse 40
D-8000 München 70(DE)


Integrated circuit having level converting circuit.

An integrated circuit for converting a first signal having an emitter coupled logic level into a second signal having a transistor-transistor logic level, comprises an ECL circuit (10, 20, 20a) including emitter coupled first and second transistors (T10, T20a-T20n; T11, T21), where the first transistor has a base for receiving the first signal, a reference voltage applying part (13, 25, 25a, 32) for applying a refer-

ence voltage to a base of the second transistor, a Schottky barrier diode (14, 26) having an anode coupled to the base of the second transistor and a cathode coupled to a collector of the second transistor, and a TTL circuit (12, 28, 30) for outputting the second signal in response to a signal received from the collector of the second transistor.

FIG.4

EP 0 349 824 A3



EUROPEAN SEARCH REPORT

EP 89 11 1186

Category		n of document with indication, where appropriate, of relevant passages Relevant to claim		CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 18, no. 9, 9th FEbruary 1976, page 2881, New York, US; Y.R. GOPALAKRISHNA et al.: "High impedance off-chip current switch receiver" * Fig.; page 2881 *		1,2,4	H 03 K 19/017
A	IDEM		3	
X	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 22, no. 11, April 198, pages 4922-4924, New York, US; T. KWAP et at.: "Current switch receiver" * Figure 1; page 4922, line 1 - page 4923, line 8 *		1,2,4	
Α	IDEM .		3,7	
A	FR-A-2 354 001 (MOTOROLA INC.) * Figures 1,2; page 3, line 31 - page 6, line 6 *		1-4,6-8	TECHNICAL FIELDS
A	JS-A-3 974 402 (FETT et al.) Figures 1,2; column 4, lines 12-46 *		1	H 03 K
A	FR-A-1 581 258 (TOKYO SHIBAURA) * Figures 2,4c; page 3, lines 14-17; page 4, lines 38,41; page 9, line 39 - page 10, line 5 *		8	
A	JS-A-4 249 091 (YAMAGIWA) Figure 4; column 8, line 59 - column O, line 68 *		8,9	
	The present search report has l	een drawn up for all claims		
Place of search THE HAGUE		Date of completion of the search 23-04-1990	FFIII	Examiner ER F.S.
X: par Y: par do: A: tec	CATEGORY OF CITED DOCUME rticularly relevant if taken alone rticularly relevant if combined with an cument of the same category thnological background n-written disclosure ermediate document	NTS T: theory or pri E: earlier paten after the fili other D: document ci L: document ci	nciple underlying the t document, but publ ng date ted in the application ted for other reasons	e invention lished on, or 1