



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number: **0 377 971 A3**

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: **89312897.5**

(51) Int. Cl.⁵: **G06F 12/08**

(22) Date of filing: **11.12.89**

(30) Priority: **13.01.89 US 297712**

(43) Date of publication of application:
18.07.90 Bulletin 90/29

(84) Designated Contracting States:
DE FR GB

(88) Date of deferred publication of the search report:
20.03.91 Bulletin 91/12

(71) Applicant: **International Business Machines Corporation**
Old Orchard Road
Armonk, N.Y. 10504(US)

(72) Inventor: **Arimilli, Ravi Kumar**
2209 Mimosa Trail
Round Rock Texas 78664(US)
Inventor: **Dhawan, Sudhir**
13206 Dauphine Street
Austin Texas 78728(US)
Inventor: **Nicholson, James Otto**
5003 Sevan Cove
Austin Texas 78731(US)
Inventor: **Siegel, David William**
3801 Burr Oak Lane
Austin Texas 78727(US)

(74) Representative: **Bailey, Geoffrey Alan**
IBM United Kingdom Limited Intellectual
Property Department Hursley Park
Winchester Hampshire SO21 2JN(GB)

(54) **I/O bus caching.**

(57) A cache for use with input/output devices attached to an input/output bus. Requests for access to system memory by an input/output device pass through the cache. Virtual memory addresses used by the input/output devices are translated into real addresses in the system memory. Virtual memory can be partitioned, with some virtual addresses being mapped to a second memory attached to the input/output bus.

EP 0 377 971 A3



European
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 89 31 2897

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	EP-A-0 052 370 (HITACHI ENGINEERING CO., LTD) * Page 1, lines 1-13; page 11, line 3 - page 12, line 23; claim 1 *	1,6,8	G 06 F 12/08
A	-----	2,5	
A	ELECTRONIC DESIGN, vol. 30, no. 5, March 1982, pages 93-98, Waseca, MN, Denville, NJ, US; J. VANAKEN: "Match cache architecture to the computer system" * page 96, column 1, line 34 - column 2, line 44; figures 1,4-6 *	1,6-8	

			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			G 06 F 12/08
The present search report has been drawn up for all claims			
Place of search		Date of completion of search	Examiner
The Hague		22 November 90	ADRIAENSSENS M.T.K.P
CATEGORY OF CITED DOCUMENTS			
X: particularly relevant if taken alone		E: earlier patent document, but published on, or after the filing date	
Y: particularly relevant if combined with another document of the same category		D: document cited in the application	
A: technological background		L: document cited for other reasons	
O: non-written disclosure		-----	
P: intermediate document		&: member of the same patent family, corresponding document	
T: theory or principle underlying the invention			