



11) Publication number:

0 380 858 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 89309651.1

(51) Int. Cl.5: **G06F** 11/00, G06F 11/14

22 Date of filing: 22.09.89

Priority: 03.02.89 US 306828

Date of publication of application: 08.08.90 Bulletin 90/32

② Designated Contracting States:
AT BE CH DE ES FR GB GR IT LI LÜ NL SE

Date of deferred publication of the search report:28.08.91 Bulletin 91/35

Applicant: DIGITAL EQUIPMENT CORPORATION 111 Powdermill Road Maynard Massachusetts 01754-1418(US)

Inventor: Beaven, Richard C. 9 Gerrry Drive Sudbury Massachusettes 01776(US) Inventor: Evans, Michael B. 172-12 Hosmer Street Marlboro Massachusettes 01752(US)

Inventor: Hetherington, Ricky C.

177 Indian Meadows

Northboro Massachusettes 01749(US)

Inventor: Fossum, Tryggve


P.O. Box 96

Northboro Massachusettes 01532(US)

Representative: Rees, David Christopher et al Kilburn & Strode 30 John Street London WC1N 2DD(GB)

- Method and apparatus for detecting and correcting errors in a pipelined computer system.
- (57) In a multiprocessor system, an error occurring in any one of the CPUs may have an impact upon the operation of the remaining CPUs, and therefore these errors must be handled quickly. The errors are grouped into two categories: synchronous errors (those that must be corrected immediately to allow continued processing of the current instruction); and asynchronous errors (those errors that do not affect execution of the current instruction and may be handled upon completing execution of the current instruction). Since synchronous errors prevent continued execution of the current instruction, it is preferable that the last stable state conditions of the faulting CPU be restored and the faulting instruction reexecuted. These stable state conditions advantageously occur between the execution of each in-

struction. However, in a pipelined computer system, it is difficult to identify the beginning and ending of a selected instruction since multiple instructions are in process at the same time. Accordingly, the execution unit is selected to be the point of synchronization between error handling and instruction execution. Once the error is identified as asynchronous or synchronous and the execution unit allows the instruction to complete or rolls back the state conditions to their preinstruction values, error analyzing software examines the condition of the suspect data latches in the CPU. A serial diagnostic link stops the system clock of the CPU and serially loads the CPU data latches into the System Processor Unit for error determination. Thereafter, the CPU system clock is restarted and the CPU resumes execution.





EUROPEAN SEARCH REPORT

EP 89 30 9651

	OCUMENTS CONSIDERED TO BE RELEVA		Relevant	CLASSIFICATION OF THE
tegory		evant passages	to claim	APPLICATION (Int. Cl.5)
Y	IEEE JOURNAL OF SOLID- no. 5, October 1987, pages al.: "A 553K-transistor LISP * Page 814, column 1, line tolumn 2, lines 13-15 *	808-819; P.W. BOSSHAR processor chip"	T et	G 06 F 11/00 G 06 F 11/14
А	IDEM		4-6,10-1	3
А	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 28, no. 2, July 1985, pages 621-624, New York, US; "Error tracing arrangement of a pipelined processor"		1	
Y	EP-A-0 113 232 (FUJITSU * Abstract *	I LTD)	1,7	
	<u> </u>			
				TECHNICAL FIELDS SEARCHED (Int. Cl.5)
				G 06 F
	The present search report has t	peen drawn up for all claims		
	Place of search The Hague Date of completion of search 22 May 91		earch	Examiner
				CORREMANS G.J.W.
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same catagory A: technological background O: non-written disclosure			E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons	