



(1) Publication number:

0 410 492 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 90114519.3

(51) Int. Cl.5: G11C 29/00

(2) Date of filing: 27.07.90

3 Priority: 27.07.89 JP 194792/89

43 Date of publication of application: 30.01.91 Bulletin 91/05

Designated Contracting States:
 DE FR GB

Date of deferred publication of the search report: 18.12.91 Bulletin 91/51


71 Applicant: NEC CORPORATION 7-1, Shiba 5-chome Minato-ku

Tokyo 108-01(JP)

(2) Inventor: Tsuboi, Toshihide c/o NEC Corporation, 7-1 Shiba 5-chome Minato-ku, Tokyo(JP) Inventor: Funahashi, Norio c/o Nec Corporation, 7-1 Shiba 5-chome Minato-ku, Tokyo(JP)

Patentarive: Glawe, Delfs, Moll & Partner
Patentanwälte
Postfach 26 01 62
W-8000 München 26(DE)

- Non-volatile semiconductor memory device having an improved testing mode of operation and method of forming checkerwise test pattern in memory cell array.
- (57) An EEPROM device comprises a memory cell array (3) having a plurality of non-volatile memory cells (3-1 to 3-256) respectively disposed at locations de fined by word lines (W0 to W31) and bit lines (BL0 to BL7) and memorizing pieces of data information in a rewriteable manner, respectively, a row address decoder circuit (1) responsive to an address signal indicative of a row address for selectively activating one of the word lines, a column address decoder circuit (2) responsive to an address signal indicative of a column address for selecting one of the bit lines, and a data control unit (4 to 9) selectively carrying out erasing, write-in and read-out operations on one of the non-volatile memory cells, in which tle row address decoder circuit is further operative to concurrently activate every second word line in the presence of the row address signal indicative of a first state and to concurrently activate another group of the word lines in the presence of the row address signal indicative of a second state in a testing mode of operation, and in which the data control unit carries out the erase and write-in operations on a plurality of the non-volatile memory cells coupled to the word lines to be activated in the testing mode of operation.





EUROPEAN SEARCH REPORT

EP 90 11 4519

Category		th indication, where appropriate,		elevant o claim	CLASSIFICATION OF THE APPLICATION (Int. CI.5)
atogol y	Oi fele	hannadan			ATTENATION (and OLD)
Χ	EP-A-0 223 188 (FUJITSU	LIMITED) 	2		G 11 C 29/00
Υ	EP-A-0 223 188 (* the who	le document *)	1		
Υ	U.S. pages 830 - 839; K.T. Testing Memories Using a I	986 IEEE INTERNATIONAL ptember 1986, PHILADELPHIA LE ET AL.: 'A Novel Approach Built-in Self Testing Technique 29 - line 45; figures 6,7; table	for '		
A	ber 1984, AMSTERDAM NL ET AL.: 'Testable Design of ries' * page 313, line 33 - page 3	JOURNAL. vol. 2, no. 4, Decen pages 309 - 330; K.K. SALUJ Large Random Access Memo 16, line 10 * * * page 321, line 2 *	A - 1 -		
					TECHNICAL FIELDS SEARCHED (Int. CI.5)
					G 11 C
					·
	The present search report has t				
	Place of search Date of completion of search				Examiner
	The Hague	18 October 91			HERREMAN,G.L.O.
Y: A: O:	CATEGORY OF CITED DOCU particularly relevant if taken alone particularly relevant if combined wit document of the same catagory technological background non-written disclosure intermediate document	h another D: c	he filing o document document	late cited in th cited for c	nent, but published on, or after the application ther reasons patent family, corresponding